Microchip Technology 93C76BT-I/ST
- Part No.:
- 93C76BT-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
93C76BT-I/ST.pdf
- Description:
- IC EEPROM 8KBIT MICROWIRE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,259
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C76BT-I/ST from Microchip Technology Inc. is an 8Kbit, 4.5–5.5V serial EEPROM with 8-bit organization (no ORG pin), TSSOP-8 package, -40°C to +85°C industrial temperature range, and Microwire-compatible 3-wire interface. It delivers 1 million erase/write cycles and 200+ years data retention for nonvolatile configuration storage in embedded control systems.
For engineers reviewing the 93C76BT-I/ST datasheet, 93C76BT-I/ST pinout, 93C76BT-I/ST application, or 93C76BT-I/ST equivalent, key selection criteria include its fixed 8-bit word size, absence of ORG/PE pins, industrial-grade reliability, TSSOP-8 footprint compatibility, and self-timed erase/write with Ready/Busy status via DO pin.
Technical Context
This device implements a synchronous 3-wire Microwire-compatible serial interface with CS, CLK, and DI/DO lines. It uses internal auto-erase before write and supports sequential read, ERAL (Erase All), and WRAL (Write All) commands - all self-timed and initiated on the rising edge of CLK.
Power-on/off data protection is enforced by VCC detection thresholds (3.8V typical), and programming requires explicit EWEN/EWDS command sequencing. The device enters Standby mode when CS is low, drawing only 1 µA typical ICCS current.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 8 Kbit (1024 × 8-bit organization) |
| VCC Range | 4.5 V to 5.5 V - ensures stable operation in 5V logic systems with margin against brownout |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - minimal GPIO usage, no SPI mode bits required |
| Write Cycle Time | 2 ms typical - enables fast firmware parameter updates without blocking host MCU |
| Data Retention | >200 years at 25°C - guarantees long-term calibration or configuration persistence |
| Endurance | 1,000,000 erase/write cycles - supports frequent field-updatable settings in industrial controllers |
| Temperature Range | -40°C to +85°C (Industrial grade) - validated for use in factory automation and motor drives |
Pinout & Package
8-pin TSSOP (Thin Shrink Small Outline Package), lead-free Matte Tin finish, 3.0 mm × 4.4 mm body, 0.65 mm pitch. Pin 1 marked with laser dot; pin 1 ID corner defined per JEDEC MO-153.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions to reset internal state |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence |
| 3 (DI) | Data Input | Accepts Start bit, instruction opcodes, addresses, and write data; high-impedance when not selected |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); tri-states on CS falling edge |
| 5 (VSS) | Ground | Reference return path for all I/O and core logic; must be low-impedance connection |
| 6 (ORG) | Organization Select | Not connected - 93C76B/T-I/ST is fixed 8-bit version; ORG pin absent in this variant |
| 7 (PE) | Program Enable | Not connected - PE pin omitted in 93C76B series; write protection handled via EWEN/EWDS commands only |
| 8 (VCC) | Power Supply | 4.5–5.5 V supply; internal POR circuit triggers at ~3.8 V to prevent partial writes during power ramp |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates need for external timing control - host MCU polls DO pin for completion instead of fixed delays |
| Ready/Busy Status on DO | Enables non-blocking firmware design - MCU continues other tasks while EEPROM operates |
| Automatic ERAL before WRAL | Ensures full-array write integrity without separate erase command - reduces software complexity |
| Power-On/Off Data Protection | Hardware-enforced lockout below 3.8 V prevents corruption during power transitions |
| Sequential Read Mode | Reduces transaction overhead - continuous clocking reads successive addresses without reissuing READ command |
Applications
| Industrial PLC Configuration Storage | Automotive Body Control Module (BCM) Trim Settings |
|---|---|
Use Scenario: Storing calibrated sensor offsets, I/O mapping tables, and user-defined logic configurations in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed infrequently but requiring guaranteed retention over 10+ years in unpowered cabinets. Use Value: 200+ year data retention and 1M endurance ensure zero field failures due to EEPROM wear-out across product lifetime. | Use Scenario: Saving driver-selected mirror position, seat memory presets, and lighting preferences in 12V automotive BCMs. IC Role / Device Role / Timing Role: Low-pin-count serial EEPROM interfaced directly to 8-bit microcontroller with limited GPIO resources. Use Value: TSSOP-8 footprint and 3-wire interface minimize PCB area and routing complexity versus parallel EEPROMs. |
| Medical Infusion Pump Calibration Data | Smart Energy Meter Firmware Parameters |
Use Scenario: Holding flow-rate calibration coefficients, alarm thresholds, and audit logs subject to regulatory traceability requirements. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage with hardware-level power-fail write protection. Use Value: VCC detection at 3.8 V and automatic EWDS on power-up prevent partial writes during mains interruption or battery swap. | Use Scenario: Storing tariff schedules, metering constants, and communication keys updated remotely via PLC or RF link. IC Role / Device Role / Timing Role: High-reliability serial memory supporting over-the-air parameter updates in utility-grade meters. Use Value: 1M endurance allows daily parameter refreshes for >2,700 days - exceeding 10-year deployment mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC76BT-I/ST | 2.5–5.5 V VCC range; same 8-bit organization, TSSOP-8, and instruction set | Supports wider voltage range including 3.3V systems; suitable for mixed-voltage designs | Select when operating below 4.5 V or sharing 3.3V rail with MCU peripherals |
| AT25080B-SSHL-T | SPI interface (4-wire), 1.8–5.5 V, 8Kbit x8, SOIC-8 package | Requires dedicated SPI peripheral; lacks Ready/Busy pin - relies on software timeout | Choose for SPI-native MCUs where pin count permits extra CS line and timing tolerance exists |
Compared with 93LC76BT-I/ST, the 93C76BT-I/ST offers higher minimum VCC (4.5 V) for noise immunity in noisy 5V industrial environments, while the AT25080B-SSHL-T trades Microwire simplicity for SPI compatibility and broader voltage support - neither is pin-compatible, but both serve identical 8Kbit nonvolatile storage roles.
Availability
93C76BT-I/ST is available at Aetrix Electronics and suitable for industrial PLCs, automotive body control modules, medical infusion pumps, and smart energy meters requiring stable component supply across extended production lifecycles.
Supply support for 93C76BT-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 93Cxx EEPROM family was designed specifically for cost-sensitive, low-power embedded systems needing reliable serial nonvolatile storage with minimal external components and robust power-fail protection.
FAQ
What is the memory organization of the 93C76BT-I/ST?
The 93C76BT-I/ST has a fixed 1024 × 8-bit organization. Unlike the 'C' variants, it does not include an ORG pin and therefore does not support 16-bit word mode. This simplifies board layout and firmware by eliminating external logic for word-size selection. The 93C76BT-I/ST is functionally identical to the 93C76A variant in memory structure and command set.
Does the 93C76BT-I/ST have a Program Enable (PE) pin?
No, the 93C76BT-I/ST does not have a PE pin. It belongs to the 93C76B subfamily, which omits both ORG and PE pins. Write protection is implemented exclusively through the EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) instructions - not hardware pin control. This matches the behavior documented for 93C76A/B devices in DS21796M.
What is the maximum clock frequency supported by the 93C76BT-I/ST?
The 93C76BT-I/ST supports up to 3 MHz clock frequency when VCC is 4.5–5.5 V. This is specified in Table 1-2 (A1) of DS21796M. At this rate, a full 8-bit READ instruction completes in 22 clock cycles (~7.3 µs), enabling responsive parameter access in real-time control loops without MCU polling bottlenecks.
How does the 93C76BT-I/ST handle power loss during a write operation?
The 93C76BT-I/ST incorporates hardware power-loss protection: its internal POR circuit disables write operations when VCC drops below ~3.8 V. Combined with automatic EWDS on power-up, this ensures no partial writes occur. The device remains in a known safe state - preserving prior valid data - even during abrupt 5V rail collapse, as verified in Section 2.3 and Table 1-1 (D11).
Is the 93C76BT-I/ST RoHS compliant and lead-free?
Yes, the 93C76BT-I/ST is Pb-free and RoHS compliant, with a Matte Tin (Sn) finish on all leads. This is explicitly stated in the Features section of DS21796M and confirmed in Package Types documentation. The TSSOP-8 package (ST suffix) meets J-STD-609 Category 1 marking requirements for lead-free identification.
93C76BT-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 512 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
93C76BT-I/ST FAQ
1.How can I place an order for 93C76BT-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C76BT-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C76BT-I/ST reliable?
The price and inventory of 93C76BT-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C76BT-I/ST is usually 5 days.
3.What payment methods are accepted for 93C76BT-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C76BT-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C76BT-I/ST?
93C76BT-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C76BT-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C76BT-I/ST?
For technical support, including 93C76BT-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C76BT-I/ST requirements.
6.How does Aetrix verify that 93C76BT-I/ST is sourced from the original manufacturer or authorized distributors?
All 93C76BT-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C76BT-I/ST meets industry standards.
7.What is the process for return or replacement of 93C76BT-I/ST?
All 93C76BT-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93C76BT-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C76BT-I/ST part is unused and in its original packaging.
Return procedure for 93C76BT-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C76BT-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

