Microchip Technology 93C86A-E/P
- Part No.:
- 93C86A-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93C86A-E/P.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,166
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C86A-E/P from Microchip Technology Inc. is a 16 Kbit (2048 × 8-bit) Microwire-compatible serial EEPROM with industrial-temperature operation (–40°C to +85°C), 4.5–5.5 V supply range, and 1,000,000 erase/write cycles. It features self-timed erase/write, automatic ERAL/WRAL, Ready/Busy status via DO pin, and power-on/off data protection - deployed in embedded control modules requiring nonvolatile parameter storage.
For engineers reviewing the 93C86A-E/P datasheet, 93C86A-E/P pinout, 93C86A-E/P application, or 93C86A-E/P equivalent, key selection criteria include its fixed 8-bit organization, absence of ORG and PE pins, Microwire interface timing compliance at up to 3 MHz (VCC ≥ 4.5 V), and compatibility with legacy 8-pin PDIP-based designs.
Technical Context
The 93C86A-E/P implements a synchronous 3-wire Microwire interface (CS, CLK, DI/DO) with start-bit detection and opcode-driven command execution. Its internal architecture includes an address counter, mode decode logic, and output buffer enabling sequential read without reissuing addresses.
It operates exclusively in x8 mode with no ORG pin support, uses EWEN/EWDS for write-enable control, and relies on VCC voltage detect (3.8 V threshold) for power-on data protection. All programming cycles are self-timed and require CS low time ≥250 ns between instructions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit = 2048 × 8-bit organization; supports byte-level writes and full-array operations (ERAL/WRAL) |
| VCC operating range | 4.5 V to 5.5 V; enables direct integration into 5 V systems without level-shifting |
| Clock frequency | Up to 3 MHz at VCC ≥ 4.5 V; defines maximum serial throughput (~240 kbit/s theoretical) |
| Write cycle time | 2 ms typical (TWC); determines minimum time between successive WRITE commands |
| Data retention | >200 years at 85°C; ensures long-term calibration or configuration storage in unpowered devices |
| Endurance | 1,000,000 erase/write cycles; supports frequent field updates in telemetry or firmware patching applications |
| Interface protocol | Microwire-compatible 3-wire serial (CS/CLK/DI/DO); interoperable with legacy microcontrollers lacking SPI hardware |
Pinout & Package
8-lead PDIP package (P suffix), lead-free Matte Tin finish, through-hole mounting. Pin 1 marked by laser dot; pin 1 ID corner confirmed per Microchip DS21797L-page 18.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions to reset internal state |
| 2 (CLK) | Serial Clock | Rising-edge synchronized I/O; stoppable mid-transfer; TCKH/TCKL minima enforce timing margins |
| 3 (DI) | Data Input | Accepts start bit, opcode, address, and write data; high-impedance when not selected |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge |
| 5 (VSS) | Ground | Reference for all digital and analog functions; requires low-impedance connection to system GND plane |
| 6–7 | Not connected | No internal connection; must remain floating or tied to GND per layout best practice |
| 8 (VCC) | Power Supply | 4.5–5.5 V input; internal POR circuit triggers at ~3.8 V to prevent partial writes during brownout |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing control; reduces firmware overhead and eliminates need for polling delays beyond TWC |
| Automatic ERAL before WRAL | Guarantees clean memory state prior to bulk write; prevents data corruption when overwriting entire array |
| Ready/Busy status on DO | Enables efficient polling instead of fixed-delay waits; improves system responsiveness during programming |
| Power-on/off data protection | Hardware-enforced write inhibition below 3.8 V; prevents inadvertent writes during power ramp-up/down |
| Industry-standard Microwire interface | Ensures drop-in compatibility with existing 3-wire EEPROM drivers and microcontroller peripherals |
Applications
| Industrial Sensor Calibration Storage | Automotive Body Control Module NVM |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for temperature, pressure, and humidity sensors in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed infrequently during commissioning or recalibration; operates at ≤1 MHz clock rate. Use Value: Retains calibration data for >200 years at 85°C ambient, eliminating field recalibration labor and ensuring measurement traceability across product lifetime. | Use Scenario: Holding seat position memory, mirror presets, and lighting configuration in automotive door modules. IC Role / Device Role / Timing Role: Low-power serial NVM interfaced to 8-bit MCU via GPIO-banged Microwire; powered from 5 V battery rail. Use Value: Withstands automotive thermal cycling (–40°C to +85°C) and meets AEC-Q100 stress requirements via qualified packaging and process. |
| Medical Infusion Pump Configuration | Industrial PLC I/O Module Parameterization |
Use Scenario: Saving drug library definitions, dose limits, and alarm thresholds in Class II medical devices subject to IEC 62304. IC Role / Device Role / Timing Role: Safety-critical configuration store accessed only during setup or firmware update; write-protected via EWDS after initialization. Use Value: 1M endurance supports repeated clinical software updates; data retention exceeds device regulatory lifecycle (10+ years). | Use Scenario: Storing channel-specific scaling factors, filter coefficients, and fault thresholds in modular analog input/output cards. IC Role / Device Role / Timing Role: Field-programmable memory mapped to controller's peripheral address space via discrete logic decoding. Use Value: Fixed 8-bit organization aligns with 8-bit MCU data bus; PDIP package enables manual rework and prototyping in ruggedized enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86A-I/P | Wider VCC range (2.5–5.5 V); same 2048 × 8-bit organization and PDIP-8 package | Supports 2.5 V logic domains and extended temperature (–40°C to +85°C); lacks 5 V-only robustness | Select when mixed-voltage system design requires 2.5 V compatibility; verify VCC stability during brownout conditions |
| AT25020B-PU | SPI interface (4-wire), 2 K × 8-bit capacity, 1.8–5.5 V operation, same PDIP-8 footprint | Requires SPI master peripheral; smaller memory size necessitates firmware partitioning for large datasets | Choose when migrating to SPI-based platforms or consolidating EEPROM families across product lines |
Compared with 93C86A-E/P, the 93LC86A-I/P offers broader supply flexibility but reduced noise margin at 5 V, while the AT25020B-PU trades Microwire simplicity for SPI bandwidth and lower voltage operation - both require PCB layout review due to differing timing and pinout constraints.
Availability
93C86A-E/P is available at Aetrix Electronics and suitable for industrial sensor calibration storage, automotive body control module NVM, and medical infusion pump configuration requiring stable component supply across extended product lifecycles.
Supply support for 93C86A-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona.
The 93Cxx EEPROM family was designed for cost-sensitive, low-power embedded systems requiring reliable nonvolatile storage with minimal pin count and legacy interface support - particularly in industrial controls and automotive subsystems.
FAQ
What is the memory organization of the 93C86A-E/P?
The 93C86A-E/P has a fixed 2048 × 8-bit (16 Kbit) organization. Unlike 'C' variants, it does not support word-size selection via an ORG pin and operates exclusively in x8 mode. This simplifies interface logic in 8-bit systems and eliminates external configuration resistors required by dual-mode variants.
Does the 93C86A-E/P support the ORG or PE pins?
No, the 93C86A-E/P does not include ORG or PE pins. These pins are exclusive to the 'C' versions (e.g., 93C86C). The 93C86A-E/P is a dedicated 8-bit device with write-enable controlled solely by EWEN/EWDS commands - making it pin-compatible with legacy 93C86A designs and eliminating external pull-up/pull-down requirements.
What is the maximum clock frequency supported by the 93C86A-E/P?
The 93C86A-E/P supports up to 3 MHz clock frequency when VCC is between 4.5 V and 5.5 V. At lower voltages, this rating does not apply - the device is specified only for 4.5–5.5 V operation, so 3 MHz is its absolute maximum usable clock rate under valid supply conditions.
How does the 93C86A-E/P handle power loss during write operations?
The 93C86A-E/P incorporates hardware power-loss protection: its internal voltage detector disables all write functions when VCC falls below ~3.8 V. This prevents partial writes and data corruption during brownout or power-down sequences - a critical feature for systems where EEPROM integrity directly impacts safety or calibration validity.
Is the 93C86A-E/P RoHS compliant and lead-free?
Yes, the 93C86A-E/P is Pb-free and RoHS compliant, with a Matte Tin (Sn) finish on its leads. This complies with EU Directive 2011/65/EU and supports environmentally conscious manufacturing without compromising solderability or long-term reliability in through-hole assembly processes.
93C86A-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93C86A-E/P FAQ
1.How can I place an order for 93C86A-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C86A-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C86A-E/P reliable?
The price and inventory of 93C86A-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C86A-E/P is usually 5 days.
3.What payment methods are accepted for 93C86A-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C86A-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C86A-E/P?
93C86A-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C86A-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C86A-E/P?
For technical support, including 93C86A-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C86A-E/P requirements.
6.How does Aetrix verify that 93C86A-E/P is sourced from the original manufacturer or authorized distributors?
All 93C86A-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C86A-E/P meets industry standards.
7.What is the process for return or replacement of 93C86A-E/P?
All 93C86A-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 93C86A-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C86A-E/P part is unused and in its original packaging.
Return procedure for 93C86A-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C86A-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

