My Inquiry
My Account
Microchip Technology 93C86AT-I/OT
- Part No.:
- 93C86AT-I/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
93C86AT-I/OT.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE SOT23
- Quantity:
- Payment:
- Shipping:
Inventory:7,842
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C86AT-I/OT from Microchip Technology Inc. is a 16 Kbit (2048 × 8) Microwire-compatible serial EEPROM with 4.5–5.5 V supply, industrial temperature range (−40°C to +85°C), and 8-lead SOT-23 package. It features self-timed erase/write cycles, automatic ERAL/WRAL, Ready/Busy status via DO pin, and power-on/off data protection. Used in embedded system configuration storage where compact size and low-voltage serial interface are critical.
For engineers reviewing the 93C86AT-I/OT datasheet, 93C86AT-I/OT pinout, 93C86AT-I/OT application, or 93C86AT-I/OT equivalent, key selection criteria include its fixed 8-bit organization (no ORG pin), absence of PE/ORG pins, 2 ms program cycle time, 1 million endurance cycles, and compatibility with legacy Microwire controllers in space-constrained designs.
Technical Context
This device implements a synchronous 3-wire serial interface (CS, CLK, DI/DO) compliant with Microwire protocol. It operates exclusively in x8 mode with no memory reconfiguration capability - unlike C-versions, it lacks ORG and PE pins and thus provides hardwired 2048 × 8-bit organization. All instructions (READ, WRITE, ERASE, EWEN, EWDS, ERAL, WRAL) are executed via clocked bit streams on the DI line, with status reported on DO during active programming.
Internal logic includes an address counter for sequential read, auto-erase-before-write architecture, and voltage-detect circuitry that inhibits operation below 3.8 V. The SOT-23 package (OT suffix) mandates specific PCB layout considerations for thermal dissipation and signal integrity due to its 3-pin input/output configuration and shared DI/DO bus.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit = 2048 × 8-bit organization; fixed x8 mode with no ORG pin support. |
| VCC Range | 4.5 V to 5.5 V; operation disabled below 3.8 V for data protection. |
| Endurance | 1,000,000 erase/write cycles; validated at 25°C and 5.0 V. |
| Data Retention | Greater than 200 years at 85°C; ensures long-term configuration integrity in unpowered storage. |
| Write Cycle Time | 2 ms typical (TWC); self-timed including auto-erase; no external timing control required. |
| Max Clock Frequency | 3 MHz at VCC ≥ 4.5 V; defines maximum serial throughput for configuration updates. |
| Interface Protocol | Microwire-compatible 3-wire serial (CS, CLK, DI/DO); requires master-controlled start condition and opcode sequencing. |
Pinout & Package
8-lead SOT-23 package (OT suffix), 2.9 mm × 1.6 mm footprint, surface-mount, Pb-free matte tin finish. Pin 1 marked by laser dot; pin 1 ID corner defined per JEDEC MO-178.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DO | Data Output / Ready-Busy Indicator | Tri-state output; delivers read data or logic-low busy signal during erase/write; high-Z when inactive or CS low. |
| VSS | Ground Reference | Primary return path for all internal circuits; must be low-impedance connection to minimize noise coupling into serial interface. |
| DI | Data Input | Serial command/address/data input; shares net with DO in single-bus configurations; requires series resistor to prevent bus conflict. |
| VCC | Power Supply | 4.5–5.5 V supply; internal POR circuit triggers at ~3.8 V to block writes during brown-out conditions. |
| CS | Chip Select | Active-high enable; device enters standby when low; minimum 250 ns low time (TCSL) required between commands. |
| CLK | Serial Clock Input | Positive-edge-triggered; synchronizes all instruction transfers; clock may pause mid-sequence without state loss. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates need for external timing control or polling delays beyond Ready/Busy status check. |
| Automatic ERAL before WRAL | Ensures full-array write reliability without requiring separate erase command sequence in firmware. |
| Power-On/Off Data Protection | Hardware-enforced write inhibition below 3.8 V prevents corruption during power ramp-up/down transients. |
| Sequential Read Mode | Enables continuous burst reads across consecutive addresses with single CS assertion, reducing host CPU overhead. |
| Industry Standard Microwire Interface | Direct drop-in compatibility with existing Microwire controller IP blocks and legacy firmware drivers. |
Applications
| Industrial Sensor Calibration Storage | Embedded System Boot Configuration |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients in programmable pressure or temperature transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed once per power cycle during sensor initialization. Use Value: Maintains calibration accuracy over 200+ years without battery backup; withstands 1M field re-calibrations. | Use Scenario: Holding boot-time parameters (UART baud rate, I/O pin states, watchdog timeout) for microcontrollers in HVAC controllers. IC Role / Device Role / Timing Role: Serial configuration store read early in reset sequence before main firmware execution. Use Value: Enables field-upgradable settings without reflashing MCU; 2 ms write time allows fast parameter updates during service mode. |
| Legacy Industrial PLC Module Memory | Automotive Body Control Unit NVM |
Use Scenario: Retaining I/O mapping tables and alarm history in DIN-rail mounted programmable logic controllers using Microwire peripherals. IC Role / Device Role / Timing Role: Dedicated serial NVM interfaced via discrete GPIO-banged Microwire stack. Use Value: Pinout and instruction set match legacy 93C46/93C56 designs, enabling direct replacement without firmware changes. | Use Scenario: Storing seat position presets and mirror adjustment values in automotive door modules operating at 5 V nominal. IC Role / Device Role / Timing Role: Low-power serial EEPROM accessed during vehicle wake-up sequence. Use Value: Qualified for −40°C to +85°C industrial temp grade; meets AEC-Q100 stress requirements when used within specified VCC and timing margins. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93C86A-I/SN | Same 2048 × 8-bit organization and 4.5–5.5 V range, but in 8-lead SOIC (SN) package; larger footprint, better thermal performance. | Preferred where board space permits and hand-soldering or socketing is required; not suitable for ultra-compact layouts. | Select when mechanical robustness or reworkability outweighs size constraints; identical electrical behavior and firmware compatibility. |
| 93LC86A-I/OT | 2.5–5.5 V supply range (vs. 4.5–5.5 V), same SOT-23 (OT) package and x8 organization; adds wider voltage tolerance. | Required in mixed-voltage systems (e.g., 3.3 V logic with 5 V analog rails) where 93C86AT-I/OT would be nonfunctional below 4.5 V. | Choose when supply voltage may dip below 4.5 V; otherwise, 93C86AT-I/OT offers tighter VCC spec and proven stability in 5 V-only environments. |
Compared with 93C86A-I/SN, the 93C86AT-I/OT saves >60% board area but trades off thermal margin; versus 93LC86A-I/OT, it sacrifices voltage flexibility for enhanced noise immunity and reduced risk of spurious writes near 3.3 V thresholds.
Availability
93C86AT-I/OT is available at Aetrix Electronics and suitable for industrial sensor calibration storage, embedded system boot configuration, and legacy PLC module memory requiring stable component supply across extended production lifecycles.
Supply support for 93C86AT-I/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93Cxx series was designed specifically for cost-sensitive, space-constrained applications requiring reliable nonvolatile storage with minimal external components and compatibility with legacy Microwire-based systems.
FAQ
What is the memory organization of the 93C86AT-I/OT?
The 93C86AT-I/OT has a fixed 2048 × 8-bit (16 Kbit) organization. Unlike 'C' variants, it lacks an ORG pin and therefore does not support x16 mode - it operates exclusively in x8 configuration. This is confirmed in the Device Selection Table and Pin Function Table of DS21797L, where '93C86A' entries show 'No' for ORG and PE pins and '8-bit' word size.
Does the 93C86AT-I/OT support the Program Enable (PE) pin?
No, the 93C86AT-I/OT does not support the PE pin. As a version 'A' device, it omits both ORG and PE pins entirely - only 'C' variants include these terminals. Programming is always enabled after issuing EWEN, and write protection must be implemented externally or via firmware command sequencing, per Section 3.6 and Device Selection Table in DS21797L.
What is the minimum VCC required for reliable operation of the 93C86AT-I/OT?
The 93C86AT-I/OT requires a minimum VCC of 4.5 V and will inhibit all operations below approximately 3.8 V, as specified in DC Characteristic D11 (VPOR). This voltage-detect threshold ensures data integrity during power-up and brown-out conditions, distinguishing it from 93AA86A (1.5 V threshold) and 93LC86A (2.5 V threshold) variants.
Can the 93C86AT-I/OT be used in place of a 93C46 or 93C56?
Yes, the 93C86AT-I/OT is functionally and electrically compatible with earlier 93C46 (1K × 16) and 93C56 (2K × 16) devices in x8 mode, provided firmware uses correct addressing (11-bit vs. 10-bit) and instruction timing. Its 2048 × 8-bit map aligns with 93C56's capacity when interpreted as byte-addressable space, and Microwire instruction set is identical per Tables 1-3 and 1-4 in DS21797L.
What is the purpose of the Ready/Busy status on the DO pin of the 93C86AT-I/OT?
The DO pin serves dual function: it outputs read data and signals Ready/Busy status during erase/write cycles. When CS is asserted after TCSL, DO goes low to indicate ongoing programming and returns high upon completion - enabling polling-based synchronization without fixed delay loops. This behavior is documented in Sections 2.4, 2.7, and 2.8 of DS21797L and applies identically across all 93C86A/B/C variants.
93C86AT-I/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
93C86AT-I/OT FAQ
1.How can I place an order for 93C86AT-I/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C86AT-I/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C86AT-I/OT reliable?
The price and inventory of 93C86AT-I/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C86AT-I/OT is usually 5 days.
3.What payment methods are accepted for 93C86AT-I/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C86AT-I/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C86AT-I/OT?
93C86AT-I/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C86AT-I/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C86AT-I/OT?
For technical support, including 93C86AT-I/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C86AT-I/OT requirements.
6.How does Aetrix verify that 93C86AT-I/OT is sourced from the original manufacturer or authorized distributors?
All 93C86AT-I/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C86AT-I/OT meets industry standards.
7.What is the process for return or replacement of 93C86AT-I/OT?
All 93C86AT-I/OT units undergo pre-shipment inspection (PSI). If there is an issue with 93C86AT-I/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C86AT-I/OT part is unused and in its original packaging.
Return procedure for 93C86AT-I/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C86AT-I/OT Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
