My Inquiry
My Account
Microchip Technology 93C86AT-I/SN
- Part No.:
- 93C86AT-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93C86AT-I/SN.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,873
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
The 93C86AT-I/SN from Microchip Technology is a 16 Kbit (2048 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 4.5–5.5 V supply range, industrial temperature rating (–40°C to +85°C), and SOIC-8 package. It provides nonvolatile storage for configuration data in embedded controllers and power management systems.
For engineers reviewing the 93C86AT-I/SN datasheet, 93C86AT-I/SN pinout, 93C86AT-I/SN application, or 93C86AT-I/SN equivalent, key selection factors include its fixed 8-bit organization (no ORG pin), absence of PE/ORG pins, 2 ms write cycle time, Ready/Busy status via DO pin, and compatibility with legacy Microwire host controllers requiring minimal firmware changes.
Technical Context
This device implements a synchronous serial interface using CS, CLK, and DI/DO lines with start-bit detection and opcode-based command decoding. It supports READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions - all executed with self-timed internal erase/write cycles and automatic ERAL before WRAL.
Power-on data protection is enforced by a VCC detect threshold of 3.8 V; below this voltage, all operations are inhibited. The device powers up in EWDS mode, requiring explicit EWEN before any programming, and uses DO pin polling for Ready/Busy status during erase/write sequences.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8-bit) - fixed x8 organization; no ORG pin support |
| VCC operating range | 4.5 V to 5.5 V - requires stable 5 V rail; no low-voltage operation below 4.5 V |
| Write cycle time | 2 ms - self-timed; includes auto-erase; enables deterministic timing for host firmware |
| Endurance | 1,000,000 erase/write cycles - validated at 25°C, VCC = 5.0 V |
| Data retention | 200 years - specified under normal operating conditions |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - no SPI mode; no mode pins |
| Temperature grade | Industrial (–40°C to +85°C) - qualified for industrial control and instrumentation |
Pinout & Package
Package: 8-lead SOIC (SN), body size 3.9 mm × 4.9 mm, standard JEDEC MS-012AA footprint, Pb-free Matte Tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-high enable; must be held low ≥250 ns between commands; deselects device into standby |
| 2 CLK | Serial Clock | Positive-edge synchronized; controls bit transfer timing; stoppable mid-sequence |
| 3 DI | Data Input | Accepts start bit, opcodes, addresses, and write data; shares net with DO in bidirectional mode |
| 4 DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge |
| 5 VSS | Ground | Reference return path for all signals and internal circuitry |
| 6 - | No connect | Not bonded; left unconnected per SOIC-8 pinout for 93C86A/B variants |
| 7 - | No connect | Not bonded; no ORG or PE functionality on 93C86A devices |
| 8 VCC | Power Supply | 4.5–5.5 V input; internal POR triggers at ~3.8 V; powers all logic and memory array |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control; host only waits for DO status or fixed 2 ms timeout |
| Automatic ERAL before WRAL | Guarantees full-array readiness prior to bulk write; prevents partial-write corruption |
| Power-on/off data protection | VCC detect circuit blocks writes below 3.8 V; prevents inadvertent corruption during brown-out |
| Ready/Busy status via DO | Enables polling-based host synchronization without dedicated status lines or interrupts |
| 1,000,000 E/W cycles | Supports frequent field-updatable parameters in industrial HMI and calibration storage |
Applications
| Industrial Sensor Calibration Storage | Embedded Power Supply Configuration |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and linearization tables in programmable temperature/humidity sensors. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed at boot and during field recalibration; accessed via Microwire interface from MCU. Use Value: Ensures measurement accuracy across product lifetime; retains data through 200-year shelf life and 1M write cycles. | Use Scenario: Holding digital PWM duty cycle presets, overvoltage thresholds, and soft-start profiles in digitally controlled DC-DC modules. IC Role / Device Role / Timing Role: Configuration memory mapped to MCU's serial peripheral; written once per unit during production test. Use Value: Enables flexible power architecture without hardware resistor networks; supports post-production firmware updates. |
| Legacy Industrial PLC I/O Module Setup | Medical Device Safety Parameter Storage |
Use Scenario: Saving module-specific I/O mapping, scaling factors, and alarm limits in DIN-rail mounted PLC expansion modules. IC Role / Device Role / Timing Role: Serial EEPROM interfaced to 8-bit microcontroller with Microwire-compatible peripheral; accessed during initialization. Use Value: Allows field reconfiguration without firmware reload; immunity to power loss during write due to auto-erase and VCC lockout. | Use Scenario: Storing FDA-mandated safety-critical parameters (e.g., maximum dose limits, fail-safe states) in portable infusion pumps. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile memory with write-protection enforced by EWDS/EWEN protocol. Use Value: Meets IEC 62304 software safety requirements; data retention exceeds device service life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86AT-I/SN | 2.5–5.5 V VCC range; same 2048×8 organization; supports wider supply range | Valid for mixed 3.3 V/5 V systems; not suitable where strict 4.5–5.5 V operation is required | Select when system VCC may dip below 4.5 V; verify timing margins at lower voltages |
| AT25020B-MAHL-T | SPI interface (4-wire), 2.5–5.5 V, 2 K × 8-bit; no Ready/Busy pin; different command set | Requires SPI host peripheral and firmware rewrite; lacks DO-based polling capability | Choose only if migrating to SPI architecture; not drop-in compatible |
Compared with 93LC86AT-I/SN and AT25020B-MAHL-T, the 93C86AT-I/SN offers tighter VCC tolerance and native Microwire compatibility but lacks voltage flexibility and modern SPI features - making it optimal for maintaining legacy 5 V industrial designs.
Availability
93C86AT-I/SN is available at Aetrix Electronics and suitable for industrial sensor calibration storage, embedded power supply configuration, and legacy PLC I/O module setup requiring stable component supply and long-term obsolescence management.
Supply support for 93C86AT-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona.
The 93Cxx series was designed specifically for cost-sensitive, low-power serial EEPROM applications in industrial and automotive systems requiring proven reliability and Microwire compatibility.
FAQ
What is the memory organization of the 93C86AT-I/SN?
The 93C86AT-I/SN has a fixed 2048 × 8-bit (16 Kbit) organization. Unlike 'C' variants, it does not feature an ORG pin and therefore does not support x16 mode. This is confirmed in the Device Selection Table and Pin Function Table of DS21797L, where 93C86A entries show "No" for ORG and PE pins.
Does the 93C86AT-I/SN support write protection?
Yes - the 93C86AT-I/SN supports software-controlled write protection via the EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) instructions. It powers up in EWDS mode, blocking all erase/write operations until EWEN is issued. No hardware write-protect pin is present, as PE is absent on 93C86A devices.
What is the minimum VCC required for reliable operation of the 93C86AT-I/SN?
The 93C86AT-I/SN requires VCC ≥ 4.5 V for all operations. Its VCC voltage detect threshold is 3.8 V (typical), below which all functions - including reads - are inhibited. This is distinct from 93AA/93LC variants and is explicitly stated in Section 2.3 and Table 1-1 (D11) of DS21797L.
Can the 93C86AT-I/SN be used with a 3.3 V microcontroller?
No - the 93C86AT-I/SN is not 3.3 V compatible. Its absolute minimum VCC is 4.5 V, and its input high-level voltage (VIH1) requires ≥2.0 V only when VCC ≥ 2.7 V - a condition never met here. Interfacing with a 3.3 V MCU would require level-shifting on all signal lines and is not recommended per datasheet specifications.
What package type does the 93C86AT-I/SN use, and is it RoHS compliant?
The 93C86AT-I/SN uses an 8-lead SOIC package (SN suffix), with dimensions per JEDEC MS-012AA. It is Pb-free and RoHS compliant, featuring a Matte Tin (Sn) finish, as confirmed in the Features list and Packaging Information section of DS21797L.
93C86AT-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93C86AT-I/SN FAQ
1.How can I place an order for 93C86AT-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C86AT-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C86AT-I/SN reliable?
The price and inventory of 93C86AT-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C86AT-I/SN is usually 5 days.
3.What payment methods are accepted for 93C86AT-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C86AT-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C86AT-I/SN?
93C86AT-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C86AT-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C86AT-I/SN?
For technical support, including 93C86AT-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C86AT-I/SN requirements.
6.How does Aetrix verify that 93C86AT-I/SN is sourced from the original manufacturer or authorized distributors?
All 93C86AT-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C86AT-I/SN meets industry standards.
7.What is the process for return or replacement of 93C86AT-I/SN?
All 93C86AT-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93C86AT-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C86AT-I/SN part is unused and in its original packaging.
Return procedure for 93C86AT-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C86AT-I/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
