Microchip Technology 93C86AT-I/ST
- Part No.:
- 93C86AT-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93C86AT-I/ST.pdf
- Description:
- IC EEPROM 16KBIT MIC WIRE 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,046
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C86AT-I/ST from Microchip Technology Inc. is a 16 Kbit (2048 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 4.5–5.5 V supply range, -40°C to +85°C industrial temperature grade, and TSSOP-8 package. It provides nonvolatile storage for configuration data in microcontroller-based systems requiring robust write-protection and long-term data retention.
For engineers reviewing the 93C86AT-I/ST datasheet, 93C86AT-I/ST pinout, 93C86AT-I/ST application, or 93C86AT-I/ST equivalent, key selection criteria include its dedicated 8-bit organization (no ORG pin), absence of PE/ORG pins, 2 ms erase/write cycle time, 1 million endurance cycles, and compatibility with legacy Microwire controllers in space-constrained industrial control and sensor modules.
Technical Context
This device implements a synchronous serial interface using CS, CLK, and DI/DO lines with start-bit detection and opcode-driven command execution. It supports READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions - all clocked on CLK rising edges, with DO providing Ready/Busy status during programming via CS-controlled polling.
Power-on data protection is enforced by a 3.8 V VCC detect threshold; below this voltage, all operations are inhibited. The device powers up in EWDS mode, requiring explicit EWEN before any write/erase, and supports sequential read when CS remains high across address boundaries.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8-bit) - fixed x8 organization; no ORG pin; no word-size reconfiguration |
| VCC range | 4.5 V to 5.5 V - requires stable 5 V rail; not compatible with 3.3 V or mixed-voltage systems |
| Write cycle time | 2 ms - self-timed erase+write; enables deterministic firmware timeout handling without external delay |
| Endurance | 1,000,000 write/erase cycles - supports frequent calibration or logging in field-deployed equipment |
| Data retention | >200 years at 85°C - ensures configuration integrity over full product lifecycle in industrial environments |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - interoperable with legacy PIC® MCU peripherals and discrete shift-register controllers |
| Temperature grade | Industrial: -40°C to +85°C - qualified for use in motor drives, PLC I/O modules, and HVAC controllers |
Pinout & Package
8-pin TSSOP (Thin Shrink Small Outline Package), Pb-free Matte Tin finish, 3.0 mm × 4.4 mm body, 0.65 mm pitch. Pin 1 marked by laser dot; moisture sensitivity level (MSL) 3 per JEDEC J-STD-020.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-high enable; must be held low ≥250 ns between commands; controls Standby entry and DO status availability |
| 2 CLK | Serial Clock | Positive-edge synchronous timing; max 3 MHz @ 4.5–5.5 V; stoppable mid-transfer for master flexibility |
| 3 DI | Data Input | Receives start bit, opcodes, addresses, and write data; shares net with DO only with series resistor to prevent bus conflict |
| 4 DO | Data Output / Status | Tri-state output; delivers read data or Ready/Busy (low = busy); enters High-Z on CS falling edge |
| 5 VSS | Ground | Reference return for all signals; must be low-impedance connection to minimize noise coupling into serial interface |
| 6 - | No connect | Not bonded; electrically isolated; no PCB trace required |
| 7 - | No connect | Not bonded; electrically isolated; no PCB trace required |
| 8 VCC | Power Supply | 4.5–5.5 V input; requires local 100 nF ceramic decoupling placed within 3 mm of pin |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing circuitry or software wait states - simplifies firmware integration |
| Automatic ERAL before WRAL | Ensures full-array write reliability without separate erase command - reduces command sequence overhead |
| Power-on/off data protection | Hardware-enforced lockout below 3.8 V VCC - prevents corruption during brown-out or hot-swap events |
| Ready/Busy polling via DO | Enables non-blocking operation in interrupt-driven systems - avoids fixed delays and improves real-time response |
| 100% tested E/W cycle specification | Guarantees minimum 1M endurance under rated conditions - supports lifetime reliability modeling for safety-critical systems |
Applications
| Motor Control Configuration Storage | Industrial Sensor Calibration Data |
|---|---|
Use Scenario: Storing PID coefficients, current limits, and commutation tables in BLDC motor drives where firmware updates occur infrequently but settings must survive power loss. IC Role / Device Role / Timing Role: Nonvolatile parameter store interfaced directly to PIC18F or dsPIC33 MCU SPI/Microwire peripheral; accessed during boot or service mode. Use Value: Eliminates battery-backed SRAM; guarantees 200+ year retention of critical tuning data without maintenance. | Use Scenario: Holding factory-calibrated offset/gain values and linearization coefficients for analog temperature or pressure sensors in process automation transmitters. IC Role / Device Role / Timing Role: Dedicated configuration memory mapped via GPIO-banged Microwire; read once at startup, then cached in RAM. Use Value: Enables single-pass calibration during manufacturing; removes need for external trim pots or laser trimming. |
| PLC I/O Module Identity & Settings | Medical Device Usage Logs |
Use Scenario: Storing module type ID, channel count, isolation rating, and user-defined scaling factors in DIN-rail mounted programmable logic controller I/O cards. IC Role / Device Role / Timing Role: System-level identity register accessed by host controller during backplane enumeration; updated only during firmware upgrade. Use Value: Allows field-replaceable modules to auto-configure host firmware without manual dip-switch setup. | Use Scenario: Recording cumulative operating hours, error counters, and last-service timestamps in Class II medical infusion pumps subject to FDA 21 CFR Part 11 audit requirements. IC Role / Device Role / Timing Role: Tamper-resistant event logger written infrequently (e.g., every 10,000 hours); verified via CRC before each write. Use Value: Meets regulatory traceability mandates with hardware-enforced data integrity and guaranteed 200-year retention. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86AT-I/ST | 2.5–5.5 V VCC range; same 2048×8 organization; identical TSSOP-8 package and pinout | Supports 3.3 V systems; lacks 3.8 V POR threshold - requires external brown-out detection for safe 3.3 V operation | Select when migrating to lower-voltage MCU platforms while retaining layout and firmware compatibility |
| AT25080B-MAHL-T | SPI interface (4-wire), 8 Kbit (1024×8), 2.5–5.5 V, SOIC-8 package; no Ready/Busy pin - uses WIP flag in status register | Requires SPI peripheral instead of Microwire; smaller capacity; different timing model and command set | Select when SPI is already used elsewhere in design and 8 Kbit suffices; verify firmware driver compatibility |
Compared with 93LC86AT-I/ST, the 93C86AT-I/ST offers higher VCC noise immunity and guaranteed operation only above 4.5 V - ideal for noisy 5 V industrial rails. Versus AT25080B-MAHL-T, it retains Microwire simplicity and deterministic 2 ms write timing but lacks SPI standardization and status register access.
Availability
93C86AT-I/ST is available at Aetrix Electronics and suitable for industrial control systems, sensor calibration modules, and PLC I/O hardware requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for 93C86AT-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93Cxx family was designed specifically for cost-sensitive, low-power industrial and automotive applications requiring reliable serial EEPROM with Microwire compatibility and robust data integrity features.
FAQ
What is the memory organization of the 93C86AT-I/ST?
The 93C86AT-I/ST has a fixed 2048 × 8-bit (16 Kbit) organization. Unlike 'C' variants, it lacks an ORG pin and cannot be configured for 16-bit words - it operates exclusively in x8 mode with 11-bit addressing (A10–A0).
Does the 93C86AT-I/ST have a Program Enable (PE) pin?
No, the 93C86AT-I/ST does not include a PE pin. As an 'A' variant, it has no hardware write-protection pin - write-enable state is controlled solely by the EWEN/EWDS instruction sequence, not by external logic levels.
What is the maximum clock frequency supported by the 93C86AT-I/ST?
The 93C86AT-I/ST supports up to 3 MHz clock frequency when VCC is 4.5–5.5 V. At lower voltages (not applicable here), timing de-rates - but since this part is specified only for 4.5–5.5 V, 3 MHz is its guaranteed maximum operational rate.
How is data protection implemented during power transitions in the 93C86AT-I/ST?
The 93C86AT-I/ST incorporates a voltage-detect circuit that inhibits all operations when VCC falls below 3.8 V. This prevents partial writes or corruption during brown-out or power-down sequences, ensuring data integrity without requiring external supervisor ICs.
Can the 93C86AT-I/ST be used in place of a 93AA86AT-I/ST?
No - the 93C86AT-I/ST and 93AA86AT-I/ST differ in VCC range (4.5–5.5 V vs. 1.8–5.5 V) and power-on reset threshold (3.8 V vs. 1.5 V). Substituting them risks functional failure in low-voltage operation or improper brown-out protection, even though both are 2048×8 'A' variants.
93C86AT-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93C86AT-I/ST FAQ
1.How can I place an order for 93C86AT-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C86AT-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C86AT-I/ST reliable?
The price and inventory of 93C86AT-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C86AT-I/ST is usually 5 days.
3.What payment methods are accepted for 93C86AT-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C86AT-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C86AT-I/ST?
93C86AT-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C86AT-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C86AT-I/ST?
For technical support, including 93C86AT-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C86AT-I/ST requirements.
6.How does Aetrix verify that 93C86AT-I/ST is sourced from the original manufacturer or authorized distributors?
All 93C86AT-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C86AT-I/ST meets industry standards.
7.What is the process for return or replacement of 93C86AT-I/ST?
All 93C86AT-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93C86AT-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C86AT-I/ST part is unused and in its original packaging.
Return procedure for 93C86AT-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C86AT-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
