Microchip Technology 93C86B-I/P
- Part No.:
- 93C86B-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93C86B-I/P.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,919
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C86B-I/P from Microchip Technology Inc. is a 16K-bit, 1024 × 16-bit organization serial EEPROM with Microwire-compatible 3-wire interface, operating at 4.5–5.5 V, rated for Industrial temperature (−40°C to +85°C), and packaged in 8-lead PDIP. It features self-timed erase/write cycles, Ready/Busy status signaling via DO pin, and 1 million endurance cycles - used for nonvolatile parameter storage in embedded controllers and power management ICs.
For engineers reviewing the 93C86B-I/P datasheet, 93C86B-I/P pinout, 93C86B-I/P application, or 93C86B-I/P equivalent, key selection considerations include its fixed 16-bit word size (no ORG pin), absence of PE/ORG pins, 2 ms program cycle time at 4.5–5.5 V, industrial-grade temperature rating, and compatibility with legacy Microwire host controllers requiring deterministic timing and hardware-level data protection.
Technical Context
This device implements a synchronous serial Microwire interface with CS, CLK, DI, and DO signals - no ORG or PE pins present. All instructions (READ, WRITE, ERASE, ERAL, WRAL, EWEN, EWDS) are clocked on rising CLK edges, with opcode/address/data validated per instruction set for x16 organization.
It uses internal auto-erase-before-write logic and supports sequential read mode when CS remains high. Power-on reset circuitry disables write operations until explicit EWEN command is issued, and VCC detection threshold is 3.8 V to prevent corruption during brown-out conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (1024 × 16-bit organization) |
| VCC Range | 4.5 V to 5.5 V - requires stable regulated supply; below 3.8 V disables all programming |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - no I²C or SPI protocol support |
| Write Cycle Time | 2 ms max - enables predictable firmware timeout handling without polling overhead |
| Endurance | 1,000,000 erase/write cycles - suitable for frequent calibration or configuration updates |
| Data Retention | 200 years at 25°C - ensures long-term reliability in unpowered storage applications |
| Temperature Range | −40°C to +85°C (Industrial grade) - validated for use in industrial control and metering environments |
Pinout & Package
8-lead PDIP (Plastic Dual In-line Package), 0.3 inch body width, through-hole mounting. Pin 1 marked by notch or dot; pin 1 identifier confirmed per Microchip DS21797L-page 18 package drawing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby |
| 2 CLK | Serial Clock | Rising-edge synchronized timing for all data transfers; stoppable mid-sequence without error |
| 3 DI | Data Input | Accepts Start bit, opcodes, addresses, and write data; tied high with pull-up for Start condition detection |
| 4 DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge |
| 5 VSS | Ground | Reference return path for all signals; must be low-impedance connection |
| 6 - | No Connect | Not bonded; floating - no external connection required or permitted |
| 7 - | No Connect | Not bonded; floating - no external connection required or permitted |
| 8 VCC | Power Supply | 4.5–5.5 V input; internal POR activates at 3.8 V; decoupling capacitor mandatory |
Key Features
| Feature | Design Value |
|---|---|
| Fixed 16-bit word organization | Eliminates external ORG pin logic and simplifies address decoding for x16 systems |
| Self-timed erase/write with auto-erase | Removes need for external timing control; firmware only waits for DO status or fixed 2 ms delay |
| Ready/Busy status on DO pin | Enables efficient polling-based write completion detection without additional GPIO |
| Power-on/off data protection | Hardware-enforced write inhibition below 3.8 V prevents corruption during power ramp |
| 1,000,000 E/W cycles | Supports field-updatable calibration tables or runtime-configurable system parameters |
Applications
| Industrial PLC Configuration Storage | Smart Energy Meter Firmware Parameters |
|---|---|
Use Scenario: Storing calibrated sensor offsets, I/O mapping, and communication settings in programmable logic controllers deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during boot and runtime via Microwire interface; timing-critical only during write (2 ms). Use Value: Ensures deterministic startup behavior and retains settings across power loss without battery backup. | Use Scenario: Holding tariff schedules, metering constants, and security keys in ANSI C12.19-compliant electricity meters operating in harsh grid environments. IC Role / Device Role / Timing Role: Secure, tamper-resistant parameter store interfaced to metrology SoC; write-protected after commissioning. Use Value: Meets 200-year data retention requirement for utility infrastructure and withstands 85°C ambient operation. |
| Automotive Body Control Module Trim Settings | Medical Infusion Pump Calibration Data |
Use Scenario: Saving user-adjusted mirror/seat positions and lighting preferences in automotive BCMs certified to AEC-Q100 Class 2 (−40°C to +105°C). IC Role / Device Role / Timing Role: Low-power EEPROM accessed infrequently during setup; operates within industrial temp range (−40°C to +85°C) with margin. Use Value: Eliminates need for higher-cost automotive-grade EEPROM while meeting functional safety data integrity requirements. | Use Scenario: Storing flow-rate calibration coefficients, alarm thresholds, and usage logs in Class II medical infusion pumps requiring traceable, immutable configuration. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory storing FDA-mandated operational parameters; accessed only during service mode. Use Value: Provides 1M-cycle endurance for recalibration events and 200-year retention for regulatory audit compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86B-I/P | Wider VCC range (2.5–5.5 V); same 1024 × 16-bit organization; identical pinout and instruction set | Supports battery-powered or low-voltage systems where 4.5 V minimum is not guaranteed | Select 93LC86B-I/P if supply voltage may dip below 4.5 V; otherwise 93C86B-I/P offers tighter VCC noise margin |
| AT25128B-SSHL-T | SPI interface (4-wire), 128 Kbit (16K × 8), 1.8–5.5 V, 5 ms write cycle, no Ready/Busy pin | Requires SPI host controller and software polling or interrupt-driven completion handling | Choose AT25128B-SSHL-T only if migrating to SPI architecture and higher density is needed; not drop-in compatible |
Compared with 93LC86B-I/P, the 93C86B-I/P trades wider voltage flexibility for improved noise immunity above 4.5 V; versus AT25128B-SSHL-T, it retains Microwire compatibility and hardware-ready signaling but offers lower density and deterministic 2 ms writes.
Availability
93C86B-I/P is available at Aetrix Electronics and suitable for industrial control systems, smart energy metering, automotive body electronics, and medical device calibration storage requiring stable component supply and long-term obsolescence management.
Supply support for 93C86B-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93Cxx series targets cost-sensitive, low-power embedded systems requiring simple, robust serial EEPROM functionality - optimized for Microwire host interfaces and industrial temperature reliability without feature bloat.
FAQ
What is the memory organization of the 93C86B-I/P?
The 93C86B-I/P has a fixed 1024 × 16-bit (16 Kbit) organization. Unlike 'C' variants, it lacks an ORG pin and does not support x8/x16 reconfiguration - it is hardwired for 16-bit words. This simplifies PCB layout and firmware address handling in systems designed for 16-bit data paths. The 93C86B-I/P datasheet confirms this in the Device Selection Table and Pin Function Table.
Does the 93C86B-I/P have a Program Enable (PE) pin?
No, the 93C86B-I/P does not include a Program Enable (PE) pin. PE is exclusive to 'C' versions (e.g., 93C86C). On the 93C86B-I/P, write protection is managed solely via the EWEN/EWDS instruction sequence - meaning firmware must explicitly issue EWEN before any erase or write operation. This is documented in Section 3.6 and the Device Selection Table of the 93C86B-I/P datasheet.
What is the maximum clock frequency supported by the 93C86B-I/P?
The 93C86B-I/P supports up to 3 MHz clock frequency when VCC is 4.5–5.5 V. At this speed, minimum clock high/low times are 200 ns and 100 ns respectively. These AC timing limits are specified in Table 1-2 of the 93C86B-I/P datasheet and apply across the full industrial temperature range. Exceeding them risks command misinterpretation or data corruption.
How does the Ready/Busy status work on the 93C86B-I/P?
The 93C86B-I/P asserts Ready/Busy status on the DO pin: DO = low indicates ongoing erase/write; DO = high means operation complete. To read status, CS must be brought high for ≥250 ns after TCSL, then DO sampled on CLK rising edges. This hardware signaling eliminates need for fixed delays - critical for real-time systems. Details are in Sections 2.4, 2.7, and 3.4 of the 93C86B-I/P datasheet.
Is the 93C86B-I/P RoHS compliant and Pb-free?
Yes, the 93C86B-I/P is Pb-free and RoHS compliant, with Matte Tin (Sn) finish on its PDIP leads. This is explicitly stated in the Features section of the 93C86B-I/P datasheet (DS21797L) and confirmed in Microchip's packaging documentation. No lead content is present in the package or die attach materials, meeting EU Directive 2011/65/EU requirements.
93C86B-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 1K x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93C86B-I/P FAQ
1.How can I place an order for 93C86B-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C86B-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C86B-I/P reliable?
The price and inventory of 93C86B-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C86B-I/P is usually 5 days.
3.What payment methods are accepted for 93C86B-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C86B-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C86B-I/P?
93C86B-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C86B-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C86B-I/P?
For technical support, including 93C86B-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C86B-I/P requirements.
6.How does Aetrix verify that 93C86B-I/P is sourced from the original manufacturer or authorized distributors?
All 93C86B-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C86B-I/P meets industry standards.
7.What is the process for return or replacement of 93C86B-I/P?
All 93C86B-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 93C86B-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C86B-I/P part is unused and in its original packaging.
Return procedure for 93C86B-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C86B-I/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

