Microchip Technology 93C86-E/P
- Part No.:
- 93C86-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93C86-E/P.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:2,402
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C86-E/P from Microchip Technology Inc. is a 16 Kbit (2048 × 8 or 1024 × 16) Microwire-compatible serial EEPROM with single 5.0 V supply, ORG-pin-selectable memory organization, and integrated power-on/off data protection. It delivers 1 mA typical active current, supports 2 MHz clock frequency, and guarantees 1,000,000 erase/write cycles with >200 years data retention - used in industrial control panels for nonvolatile parameter storage.
For engineers reviewing the 93C86-E/P datasheet, 93C86-E/P pinout, 93C86-E/P application, or 93C86-E/P equivalent, key selection considerations include its 8-pin PDIP package, x8/x16 configurable architecture via ORG pin, self-timed erase/write with RDY/BSY status on DO, and automotive-grade temperature range (–40°C to +125°C).
Technical Context
The 93C86-E/P implements a synchronous 3-wire Microwire interface (CS, CLK, DI/DO) with start-bit detection and opcode-driven command set including READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS. Its internal logic includes address decoder, data register, counter, and mode decode generator supporting sequential read and auto-erase-before-write behavior.
Memory configuration is determined by the ORG pin: tied to VCC selects 1024 × 16-bit mode (11-bit addressing); tied to VSS selects 2048 × 8-bit mode (12-bit addressing). The PE pin enables hardware write protection, and DO provides real-time Ready/Busy status during programming cycles without requiring external polling circuitry.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8 or 1024 × 16), enabling compact firmware parameter storage in space-constrained embedded systems |
| Supply voltage | +4.5 V to +5.5 V - compatible with standard 5 V logic rails and tolerant of nominal supply variation |
| Operating current | ≤3 mA during write, ≤1.5 mA during read - minimizes system power budget impact in battery-backed or low-power designs |
| Clock frequency | Up to 2 MHz - supports fast serial communication without requiring high-speed MCU peripherals |
| Data retention | >200 years at 25°C - ensures long-term reliability for infrequently updated calibration or configuration data |
| Endurance | 1,000,000 erase/write cycles - suitable for applications requiring frequent field updates such as metering or diagnostics logs |
| Temperature range | –40°C to +125°C (Automotive E grade) - qualified for under-hood or industrial environments with wide thermal excursions |
Pinout & Package
8-pin PDIP (Plastic Dual In-line Package), 300 mil body width, through-hole mount. Pin 1 marked with notch or dot; leads are tin-plated, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable signal; must be held low ≥250 ns between instructions; initiates standby mode when deasserted |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stops freely during transmission |
| DI | Data Input | Accepts start bit, opcode, address, and write data; shares net with DO only if bus conflict mitigation is implemented |
| DO | Data Output / Status | Outputs read data or RDY/BSY status (low = busy); enters high-Z when CS is low or after read completion |
| VSS | Ground | Reference return path for all digital and power circuits; must be low-impedance connection to system GND plane |
| PE | Program Enable | Hardware write lock: tied to VSS disables all erase/write; floating or VCC enables programming (internal pull-up) |
| VCC | Power Supply | +4.5 V to +5.5 V supply; powers internal logic and memory array; includes built-in power-on reset protection |
| ORG | Organization Select | Configures memory map: VCC → 1024 × 16-bit (11-bit address), VSS → 2048 × 8-bit (12-bit address); internal pull-up defaults to x16 |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write cycles | Eliminates need for external timing control; WRAL completes in ≤30 ms, ERAL in ≤15 ms, per-word write in ~3 ms typical |
| Auto-ERAL before WRAL | Ensures clean memory state prior to bulk write; removes requirement for separate erase command in firmware initialization |
| Power-on/off data protection | Hardware inhibits programming until VCC ≥1.4 V at startup and locks writes when VCC drops below threshold during shutdown |
| Industry-standard 3-wire Microwire interface | Reduces MCU GPIO count and simplifies PCB routing vs. SPI/I²C; compatible with legacy microcontrollers lacking dedicated serial peripherals |
| Program Enable (PE) pin | Provides hardware-level write protection independent of software state - critical for safety-critical or tamper-resistant applications |
Applications
| Industrial Control Systems | Automotive Body Controllers |
|---|---|
Use Scenario: Storing calibration coefficients, fault history, and user-configurable thresholds in PLC I/O modules. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed data integrity across power cycles and thermal stress. Use Value: Eliminates need for battery-backed SRAM; supports 1M endurance for daily recalibration logging over 10+ years. |
Use Scenario: Retaining seat/mirror position presets, door lock configuration, and lighting profiles in vehicle body control units. IC Role / Device Role / Timing Role: Automotive-grade serial EEPROM interfacing directly with 8-bit MCUs via Microwire. Use Value: –40°C to +125°C operation ensures reliability in under-dash environments; PE pin prevents accidental overwrites during CAN firmware updates. |
| Medical Diagnostic Equipment | Smart Energy Meters |
Use Scenario: Saving device-specific calibration data, sensor offset values, and usage counters in portable ultrasound or ECG analyzers. IC Role / Device Role / Timing Role: Low-power, high-reliability nonvolatile memory for regulatory-compliant data persistence. Use Value: >200-year data retention meets IEC 62304 requirements for lifetime traceability; 1 mA active current extends battery life. |
Use Scenario: Recording tariff schedules, billing cycles, and tamper-event logs in DIN-rail mounted electricity meters. IC Role / Device Role / Timing Role: Secure, long-life memory for revenue-critical data with hardware write protection. Use Value: PE pin and power-fail protection prevent unauthorized or corrupted writes during brownout conditions common in grid-edge deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86C-I/P | Successor device with enhanced ESD rating (6 kV), improved AC timing (TCKH min 250 ns), and extended VCC range (2.5–5.5 V) | Supports mixed-voltage systems and newer industrial designs requiring lower minimum supply voltage | Select 93LC86C-I/P for new designs requiring broader voltage compatibility and higher robustness; not pin-compatible with 93C86-E/P due to different instruction set handling |
| AT25160B-PU | SPI interface (4-wire), 16 Kbit capacity, 5.5 V max VCC, 10 million endurance cycles, SOIC-8 package only | Requires SPI-capable MCU and additional chip select line; lacks ORG configurability and PE pin | Choose AT25160B-PU when migrating to SPI-based platforms and higher endurance is required; incompatible pinout and protocol prevent drop-in replacement |
Compared with 93C86-E/P, the 93LC86C-I/P offers wider voltage operation and better ESD immunity but requires firmware rework for instruction compatibility, while the AT25160B-PU trades Microwire simplicity for SPI flexibility and higher endurance at the cost of hardware write protection and memory organization control.
Availability
93C86-E/P is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, medical diagnostic equipment, and smart energy metering requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 93C86-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for embedded applications.
The 93Cxx family was designed specifically for cost-sensitive, low-pin-count systems needing simple, reliable serial EEPROM with hardware write protection and automotive-grade qualification - targeting legacy industrial and automotive platforms where Microwire compatibility is entrenched.
FAQ
What is the memory organization of 93C86-E/P and how is it selected?
The 93C86-E/P supports two memory organizations: 2048 × 8-bit (x8) or 1024 × 16-bit (x16), selected by the ORG pin. When ORG is tied to VSS, the device operates in x8 mode with 12-bit addressing; when tied to VCC, it uses x16 mode with 11-bit addressing. An internal pull-up resistor defaults ORG to VCC, so x16 mode is active if the pin is left unconnected. This configuration is fixed at power-up and cannot be changed dynamically during operation.
Does 93C86-E/P require external components for basic operation?
No external components are required for basic read/write functionality of the 93C86-E/P. The device includes internal pull-up on ORG and PE pins, eliminating mandatory external resistors. However, a 0.1 µF decoupling capacitor between VCC and VSS is strongly recommended near the package to suppress supply noise during write cycles. No external clock source, level shifters, or termination resistors are needed for standard 5 V Microwire interfacing.
How does the Program Enable (PE) pin protect memory in 93C86-E/P?
The PE pin on the 93C86-E/P provides hardware-level write inhibition: when tied to VSS, all erase and write operations (including EWEN, ERASE, WRITE, ERAL, WRAL) are blocked regardless of command sequence or power state. If PE is left floating or connected to VCC, programming is enabled. This feature prevents accidental overwrites during firmware updates, ESD events, or power transients - a critical safeguard in automotive and industrial deployments where data corruption could compromise system safety.
What is the role of the DO pin during programming cycles in 93C86-E/P?
In the 93C86-E/P, the DO pin serves dual functions: during READ operations, it outputs data bits synchronized to CLK; during erase/write cycles, it acts as a Ready/Busy status indicator. When CS is high, DO goes low to signal "busy" and returns high when the operation completes. This allows firmware to poll DO instead of using fixed delays, improving system responsiveness and reducing worst-case timing margins - especially valuable in real-time applications where deterministic latency matters.
Is 93C86-E/P still recommended for new designs?
No - Microchip explicitly states "Not recommended for new designs" in the 93C76/86 datasheet (DS21132F), advising migration to the 93LCxxC series (e.g., 93LC86C). The 93C86-E/P remains fully supported for existing production and legacy repair, with full electrical and thermal specifications maintained. Its discontinuation notice reflects roadmap consolidation, not obsolescence or reliability concerns; Aetrix Electronics maintains active inventory and long-term supply assurance for ongoing programs.
93C86-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8, 1K x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93C86-E/P FAQ
1.How can I place an order for 93C86-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C86-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C86-E/P reliable?
The price and inventory of 93C86-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C86-E/P is usually 5 days.
3.What payment methods are accepted for 93C86-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C86-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C86-E/P?
93C86-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C86-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C86-E/P?
For technical support, including 93C86-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C86-E/P requirements.
6.How does Aetrix verify that 93C86-E/P is sourced from the original manufacturer or authorized distributors?
All 93C86-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C86-E/P meets industry standards.
7.What is the process for return or replacement of 93C86-E/P?
All 93C86-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 93C86-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C86-E/P part is unused and in its original packaging.
Return procedure for 93C86-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C86-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

