My Inquiry
My Account
Microchip Technology 93C86T-E/SN
- Part No.:
- 93C86T-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93C86T-E/SN.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,611
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93C86T-E/SN from Microchip Technology Inc. is a 16 Kbit (2048 × 8 or 1024 × 16) Microwire-compatible serial EEPROM with single 5.0 V supply, ORG-pin-selectable memory organization, and integrated power-on/off data protection. It supports 1,000,000 erase/write cycles and >200 years data retention, and is used in embedded system configuration storage, industrial sensor calibration, and automotive module parameter backup.
For engineers reviewing the 93C86T-E/SN datasheet, 93C86T-E/SN pinout, 93C86T-E/SN application, or 93C86T-E/SN equivalent, key selection considerations include its 8-pin SOIC package, 2 MHz max clock frequency, self-timed erase/write with RDY/BSY status via DO pin, PE pin write-enable control, and automotive-grade −40°C to +125°C operation.
Technical Context
The 93C86T-E/SN implements a 3-wire Microwire serial interface (CS, CLK, DI/DO) with start-bit detection and opcode-based command decoding. Memory organization (x8 or x16) is determined by the ORG pin voltage level, and all programming operations require prior EWEN instruction execution.
It features automatic ERAL before WRAL, device status signaling via DO during erase/write, sequential read capability under continuous CS high, and internal pull-up on both ORG and PE pins for default x16 organization and enabled programming when left floating.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8 or 1024 × 16), selectable via ORG pin - enables flexible byte- or word-oriented data storage |
| Supply voltage | +4.5 V to +5.5 V - compatible with standard 5 V logic systems and tolerant of rail variation |
| Max clock frequency | 2 MHz - defines maximum serial transaction throughput for configuration reads/writes |
| Write endurance | 1,000,000 cycles - ensures long-term reliability in field-updatable applications like firmware parameter storage |
| Data retention | >200 years at 25°C - guarantees nonvolatile integrity across product lifecycle without refresh |
| Operating temperature | −40°C to +125°C (Automotive E grade) - validated for under-hood and industrial control environments |
| Active current | ≤3 mA during write, ≤1.5 mA during read - minimizes power impact in always-on subsystems |
| Standby current | ≤100 µA - supports low-power sleep modes in battery-backed or energy-constrained designs |
Pinout & Package
93C86T-E/SN is housed in an 8-pin narrow-body SOIC package (150 mil width, JEDEC MS-012), with lead finish matte tin (Pb-free). Pin 1 is marked with a dot or bevel; orientation follows standard SOIC pin 1 indicator.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable: initiates communication and exits standby; must be low ≥250 ns between instructions |
| CLK | Serial Clock | Synchronizes all bit transfers on rising edge; stops/resumes freely outside active commands |
| DI | Data Input | Receives start bit, opcode, address, and write data; shares net with DO only if bus conflict mitigation applied |
| DO | Data Output / Status | Outputs read data or RDY/BSY status (low = busy); enters high-Z on CS falling edge |
| VSS | Ground | Reference return path for all I/O and core logic; requires low-impedance connection to system GND plane |
| PE | Program Enable | Write lock: tied to VSS disables all erase/write; internal pull-up enables programming when floating or at VCC |
| VCC | Power Supply | +4.5 V to +5.5 V supply; powers internal charge pump for EEPROM programming |
| ORG | Organization Select | Configures memory as 2048×8 (ORG = VSS) or 1024×16 (ORG = VCC); internal pull-up defaults to x16 mode |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write cycles | Eliminates external timing control: WRAL completes in ≤30 ms, ERAL in ≤15 ms, per-word writes in ~3 ms typical |
| Power-on/off data protection | Hardware circuitry inhibits programming until VCC ≥1.4 V and blocks writes when VCC drops below that threshold |
| Program Enable (PE) pin | Hardware-level write lock independent of software state - prevents accidental overwrites during system reset or noise events |
| Sequential read function | Enables burst reads without reissuing addresses: CS held high while CLK continues increments internal address pointer |
| Industry-standard 3-wire interface | Reduces MCU GPIO usage and PCB routing complexity versus SPI/I²C; compatible with legacy Microwire controllers |
Applications
| Industrial Sensor Calibration | Automotive ECU Parameter Storage |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients and temperature compensation tables in pressure, temperature, and current sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding calibration constants accessed at power-up and during runtime correction routines. Use Value: Enables one-time factory programming with guaranteed 200+ year retention and 1M-cycle endurance for field recalibration. |
Use Scenario: Retaining adaptive learning values (e.g., idle air control, fuel trim, steering angle zero point) in engine control units and body modules. IC Role / Device Role / Timing Role: Automotive-grade EEPROM interfacing directly with MCU via Microwire for robust parameter persistence across ignition cycles. Use Value: −40°C to +125°C rating and hardware write-protection (PE pin) ensure reliability in harsh under-hood environments. |
| Embedded System Boot Configuration | Consumer Appliance Settings Backup |
Use Scenario: Holding user-configurable settings (display brightness, language, network ID) and boot-mode flags in medical monitors and test equipment. IC Role / Device Role / Timing Role: Serial configuration store accessed early in boot sequence to initialize peripherals and UI behavior before OS load. Use Value: Low active current (≤1.5 mA read) and 100 µA standby minimize impact on system power budget. |
Use Scenario: Preserving user preferences (cook time, temperature presets, child lock status) across AC power loss in microwaves, ovens, and washing machines. IC Role / Device Role / Timing Role: Cost-optimized, pin-efficient nonvolatile memory interfaced to 8-bit microcontrollers with limited SPI/I²C resources. Use Value: 8-pin SOIC footprint and Microwire compatibility simplify integration into space-constrained, high-volume consumer PCBs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86C-I/SN | Successor device with enhanced ESD rating (6 kV vs. 4 kV), improved AC timing (faster TPD), and extended data retention guarantee (200+ years unchanged) | Pin-compatible drop-in replacement; supports same ORG/PE functionality and instruction set; recommended for new designs | Select 93LC86C-I/SN for new designs requiring full Microchip lifecycle support and marginally tighter timing specs. |
| AT25160B-MAU-10 | 16 Kbit SPI EEPROM (not Microwire); operates at 2.5–5.5 V; lacks ORG pin; uses standard SPI protocol with WREN/WRSR commands | Requires MCU SPI peripheral instead of Microwire logic; no hardware write-enable (PE) pin - relies on software command sequence | Choose AT25160B-MAU-10 only if migrating to SPI infrastructure and accepting loss of hardware write-lock and dual-organization flexibility. |
Compared with 93LC86C-I/SN, the 93C86T-E/SN offers identical pinout and functional behavior but lacks updated ESD and timing specs; versus AT25160B-MAU-10, it provides hardware-programmable organization and dedicated write-enable, at the cost of protocol compatibility.
Availability
93C86T-E/SN is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive ECU parameter storage, and embedded system boot configuration requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 93C86T-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for embedded control applications.
The 93Cxx family was designed specifically for cost-sensitive, low-pin-count systems needing reliable serial EEPROM with hardware write protection and flexible memory organization - targeting automotive, industrial, and consumer electronics.
FAQ
What is the memory organization flexibility of the 93C86T-E/SN?
The 93C86T-E/SN supports two memory configurations: 2048 × 8 bits (byte mode) when ORG is tied to VSS, or 1024 × 16 bits (word mode) when ORG is tied to VCC. An internal pull-up on the ORG pin defaults to x16 mode if left unconnected. This dual-organization capability allows the same 93C86T-E/SN device to serve both byte-addressed and word-aligned data structures without redesigning the host interface logic.
How does the Program Enable (PE) pin protect against accidental writes in the 93C86T-E/SN?
The PE pin on the 93C86T-E/SN acts as a hardware-level write gate: tying PE to VSS disables all erase and write functions permanently, regardless of software commands. When left floating or connected to VCC, programming is enabled - but only after issuing an explicit EWEN instruction. This two-layer protection (pin + command) prevents corruption during power transients, noise spikes, or firmware errors, making the 93C86T-E/SN especially robust in automotive and industrial deployments.
What is the role of the DO pin during erase and write operations in the 93C86T-E/SN?
During erase or write cycles, the DO pin of the 93C86T-E/SN serves as a Ready/Busy status indicator: it outputs logic low while the internal self-timed operation is in progress, and transitions to logic high upon completion. This polling mechanism eliminates the need for fixed delay loops in host firmware. The status remains valid as long as CS stays high, and DO returns to high-impedance when CS goes low - a behavior confirmed in the 93C86T-E/SN datasheet timing diagrams (Figures 3-5 through 3-8).
Is the 93C86T-E/SN compatible with modern 3.3 V systems?
No - the 93C86T-E/SN is specified for +4.5 V to +5.5 V operation only and is not 3.3 V tolerant. Its input thresholds (VIH1 ≥2.0 V, VIL1 ≤0.8 V) and output drive levels (VOH1 ≥2.4 V at 400 µA) are optimized for 5 V logic families. Interfacing with 3.3 V MCUs requires level-shifting on CS, CLK, DI, and DO lines, or selecting a newer 2.5–5.5 V EEPROM such as the 93LC86C-I/SN, which maintains full functional compatibility with the 93C86T-E/SN.
What does "T-E/SN" signify in the 93C86T-E/SN part number?
In the 93C86T-E/SN designation, "T" indicates tape-and-reel packaging for automated assembly, "E" denotes the automotive temperature range (−40°C to +125°C), and "/SN" specifies the 8-pin narrow-body SOIC package (150 mil width). This full suffix confirms the device meets AEC-Q100 stress requirements for automotive use and ships in industry-standard surface-mount carrier tape - critical for high-volume manufacturing of vehicle electronics using the 93C86T-E/SN.
93C86T-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8, 1K x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 2ms
- Access Time:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93C86T-E/SN FAQ
1.How can I place an order for 93C86T-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93C86T-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93C86T-E/SN reliable?
The price and inventory of 93C86T-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93C86T-E/SN is usually 5 days.
3.What payment methods are accepted for 93C86T-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93C86T-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93C86T-E/SN?
93C86T-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93C86T-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93C86T-E/SN?
For technical support, including 93C86T-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93C86T-E/SN requirements.
6.How does Aetrix verify that 93C86T-E/SN is sourced from the original manufacturer or authorized distributors?
All 93C86T-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93C86T-E/SN meets industry standards.
7.What is the process for return or replacement of 93C86T-E/SN?
All 93C86T-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93C86T-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93C86T-E/SN part is unused and in its original packaging.
Return procedure for 93C86T-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93C86T-E/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
