My Inquiry
My Account
Microchip Technology 93LC46A-E/ST
- Part No.:
- 93LC46A-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93LC46A-E/ST.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:1,462
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46A-E/ST from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5V to 5.5V, rated for automotive temperature range (−40°C to +125°C), and housed in an 8-lead TSSOP package. It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling via DO pin - used for nonvolatile configuration storage in engine control units and automotive sensor modules.
For engineers reviewing the 93LC46A-E/ST datasheet, 93LC46A-E/ST pinout, 93LC46A-E/ST application, or 93LC46A-E/ST equivalent, key selection considerations include its 8-bit fixed organization (no ORG pin), automotive-grade reliability, 1 million erase/write cycles, 200-year data retention, and compatibility with legacy Microwire host controllers requiring minimal firmware changes.
Technical Context
The 93LC46A-E/ST implements a synchronous serial interface using CS, CLK, and DI/DO pins with start-bit detection and opcode-driven command execution. Its internal architecture includes address decoder, mode decode logic, and output buffer, supporting READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions - all clocked on rising CLK edges.
It operates exclusively in x8 mode (no ORG pin), requires ≥4.5V for ERAL/WRAL execution, and uses VCC voltage detect (1.5V typical) for power-on reset protection. The DO pin serves dual function: serial data output during READ and Ready/Busy status indicator during programming - asserted low until completion of self-timed 6 ms erase/write cycle.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit organization; fixed x8, no ORG pin) |
| VCC range | 2.5V to 5.5V - supports wide-input automotive power rails without external regulators |
| Temperature grade | Automotive (E): −40°C to +125°C - qualified for under-hood and transmission control applications |
| Erase/write endurance | 1,000,000 cycles - enables frequent calibration or fault-log updates over vehicle lifetime |
| Data retention | >200 years at +125°C - ensures configuration integrity across full automotive service life |
| Max clock frequency | 3 MHz at VCC ≥4.5V - compatible with standard Microwire timing without high-speed controller upgrades |
| Write cycle time | 6 ms (self-timed) - eliminates need for external timing control or polling delay estimation |
| Interface protocol | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - interoperable with legacy MCU peripherals without SPI conversion logic |
Pinout & Package
8-lead TSSOP (ST) package with exposed pad option; Pb-free matte tin finish; pin 1 marked by laser dot. Pin functions conform to industry-standard Microwire layout.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between commands; deselects device into standby but allows ongoing write to complete |
| CLK | Serial Clock | Rising-edge synchronized I/O; clocking stops freely during transmission; no CLK required during self-timed write |
| DI | Data Input | Accepts start bit, opcodes, addresses, and write data; shares bus with DO only with series resistor to prevent conflict |
| DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge; status valid only after ≥250 ns CS low time |
| VSS | Ground | Reference for all I/O and internal logic; exposed pad (if present) may be connected to VSS for thermal relief |
| NC | No Connection | Pin 7 is unconnected internally - must be left floating or tied to VSS/VCC per PCB routing needs |
| VCC | Power Supply | 2.5–5.5V supply; internal POR triggers at ~1.5V; voltage detect prevents writes below safe threshold |
| ORG | Organization select | Not present on 'A' devices - permanently configured for 8-bit operation; pin 6 is NC on 93LC46A-E/ST |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | 6 ms fixed duration eliminates software timing loops and reduces MCU overhead during nonvolatile updates |
| Automatic ERAL before WRAL | Ensures full array erasure prior to bulk write - prevents partial-data corruption without host intervention |
| Power-on/off data protection | Hardware-level VCC monitoring blocks all writes below 1.5V - prevents bit corruption during brown-out or hot-swap events |
| Ready/Busy status on DO | Enables efficient polling instead of fixed delays - reduces average write latency and improves system responsiveness |
| 128 × 8-bit fixed organization | Simplifies address decoding and firmware integration versus word-selectable variants - no ORG pin routing or level-shifting needed |
| RoHS-compliant Pb-free finish | Meets automotive ELV directive requirements; matte tin plating ensures reliable solderability and wire-bond compatibility |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing trim values, calibration coefficients, and fault codes in gasoline/diesel engine management systems. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to MCU's Microwire peripheral; accessed during boot and runtime diagnostics. Use Value: Automotive temperature rating and 1M endurance ensure reliable operation over 15+ year vehicle life with frequent reprogramming during service. | Use Scenario: Retaining camera alignment offsets, radar beamforming parameters, and sensor fusion coefficients in lane-keeping and adaptive cruise modules. IC Role / Device Role / Timing Role: Dedicated parameter storage with deterministic 6 ms write latency - enables synchronized calibration updates without disrupting real-time control loops. Use Value: >200-year data retention guarantees parameter persistence across vehicle ownership changes and multi-decade fleet deployments. |
| Body Control Module (BCM) | Electric Power Steering (EPS) |
Use Scenario: Holding user preferences (mirror position, seat settings, lighting profiles) and door/window actuator limits in centralized body electronics. IC Role / Device Role / Timing Role: Low-power serial EEPROM accessed intermittently via wake-up interrupt; supports deep-sleep current <1 µA. Use Value: 2.5V minimum VCC enables direct connection to 3.3V domain, eliminating level shifters and reducing BOM cost. | Use Scenario: Storing torque sensor zero-point compensation, motor phase advance tables, and fail-safe recovery states in steer-by-wire subsystems. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory with hardware write-protection (EWDS/EWEN) and voltage-monitored programming. Use Value: Built-in ERAL-before-WRAL and auto-erase eliminate risk of partial writes during power interruption - critical for ASIL-B functional safety compliance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-E/ST | 16-bit organization (64 × 16), same VCC/temp specs, identical pinout except ORG=NC | Requires host firmware to handle 16-bit addressing and data packing; incompatible with existing 8-bit drivers | Select only if system architecture mandates 16-bit word access and MCU supports native 16-bit Microwire framing |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 Kbit x8, 1.8–5.5V, industrial temp only (−40°C to +85°C), no ERAL/WRAL | Lacks automotive qualification and bulk-erase functionality; requires SPI peripheral instead of Microwire | Consider only for non-automotive designs where SPI is preferred and bulk erase is unnecessary |
Compared with 93LC46B-E/ST, the 93LC46A-E/ST provides simpler 8-bit firmware integration and avoids word-width translation overhead; compared with AT25010B-MAHL-T, it delivers automotive qualification, hardware-assisted ERAL/WRAL, and true Microwire compatibility - making it the sole fit for legacy automotive ECU platforms requiring drop-in replacement.
Availability
93LC46A-E/ST is available at Aetrix Electronics and suitable for engine control units, ADAS sensors, body control modules, and electric power steering systems requiring stable component supply across extended automotive product lifecycles.
Supply support for 93LC46A-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46A-E/ST belongs to Microchip's legacy Microwire EEPROM product line, designed specifically for automotive and industrial systems requiring robust, low-pin-count nonvolatile memory with deterministic timing and hardware write protection.
FAQ
What is the memory organization of the 93LC46A-E/ST?
The 93LC46A-E/ST has a fixed 128 × 8-bit (1 Kbit) organization with no ORG pin - unlike 'C' variants, it does not support x16 mode. This simplifies PCB layout and firmware development by eliminating external ORG pin routing and logic-level selection. All instructions and addressing assume 8-bit data width, and the device is fully compatible with legacy Microwire controllers expecting x8 operation.
Does the 93LC46A-E/ST support the ERAL (Erase All) command?
Yes, the 93LC46A-E/ST supports the ERAL command, but it requires VCC ≥4.5V to execute properly. The ERAL cycle is self-timed and completes in 6 ms. During execution, the DO pin indicates Ready/Busy status - low while erasing, high when complete. After ERAL, the entire memory array is set to 0xFF. Note that ERAL is automatically executed before WRAL, ensuring clean bulk writes.
What is the purpose of the NC pin on the 93LC46A-E/ST?
Pin 7 on the 93LC46A-E/ST is designated NC (No Connection) and is not bonded internally. It must be left floating or connected to VSS/VCC solely for mechanical or routing convenience - it has no electrical function. This differs from the ORG pin on 'C' variants, which is absent on the 93LC46A-E/ST; pin 6 is also NC, consistent with the 'A'-series fixed-organization design.
How does the Ready/Busy status work on the 93LC46A-E/ST?
The DO pin doubles as Ready/Busy status during erase/write operations. After initiating a command, bring CS high for ≥250 ns, then sample DO: low = busy, high = ready. Status is invalid if CS remains low throughout the cycle (DO stays High-Z). The 93LC46A-E/ST uses this mechanism instead of dedicated status registers, reducing pin count while enabling efficient polling-based firmware flow control.
Is the 93LC46A-E/ST RoHS compliant and lead-free?
Yes, the 93LC46A-E/ST is RoHS compliant and features a Pb-free matte tin (Sn) finish per JEDEC standards. The TSSOP package (ST) meets automotive ELV directive requirements. Marking includes "3L46AT" and temperature code "E", with traceability codes visible on top-side laser marking - confirming full compliance for use in automotive production environments.
93LC46A-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93LC46A-E/ST FAQ
1.How can I place an order for 93LC46A-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46A-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46A-E/ST reliable?
The price and inventory of 93LC46A-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46A-E/ST is usually 5 days.
3.What payment methods are accepted for 93LC46A-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46A-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46A-E/ST?
93LC46A-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46A-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46A-E/ST?
For technical support, including 93LC46A-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46A-E/ST requirements.
6.How does Aetrix verify that 93LC46A-E/ST is sourced from the original manufacturer or authorized distributors?
All 93LC46A-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46A-E/ST meets industry standards.
7.What is the process for return or replacement of 93LC46A-E/ST?
All 93LC46A-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46A-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46A-E/ST part is unused and in its original packaging.
Return procedure for 93LC46A-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46A-E/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
