Microchip Technology 93LC46A-I/MS
- Part No.:
- 93LC46A-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
93LC46A-I/MS.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,169
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46A-I/MS from Microchip Technology Inc. is a 1 Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5 V to 5.5 V, rated for industrial temperature range (−40°C to +85°C), and packaged in an 8-lead MSOP. It features self-timed erase/write cycles, automatic ERAL before WRAL, and Ready/Busy status signaling via DO pin - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46A-I/MS datasheet, 93LC46A-I/MS pinout, 93LC46A-I/MS application, or 93LC46A-I/MS equivalent, key selection considerations include its fixed 8-bit organization (no ORG pin), 3 MHz max clock frequency at VCC ≥ 4.5 V, 6 ms typical write cycle time, RoHS-compliant Pb-free MSOP package, and support for sequential read and power-on data protection.
Technical Context
The 93LC46A-I/MS implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins - no ORG pin present, confirming fixed 8-bit word organization. Its internal architecture includes auto-erase-before-write logic, integrated power-on reset detection (VPOR = 1.5 V), and hardware-level write protection via EWEN/EWDS commands.
It supports full memory erase (ERAL) and write-all (WRAL) operations requiring VCC ≥ 4.5 V, and provides device status via DO pin polling during programming. All timing parameters - including TCSL (250 ns min), TPD (≤400 ns), and TWC (6 ms) - are specified across −40°C to +85°C and 2.5 V–5.5 V supply range.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8-bit); fixed x8 organization - no ORG pin, eliminating external configuration logic. |
| VCC range | 2.5 V to 5.5 V; enables direct interfacing with 3.3 V and 5 V microcontrollers without level shifting. |
| Clock frequency | Up to 3 MHz (at VCC ≥ 4.5 V); supports high-speed configuration reads in real-time embedded control loops. |
| Write cycle time | 6 ms typical (TWC); deterministic self-timed erase+write eliminates need for software delay timers. |
| Data retention | 200 years; ensures long-term reliability for firmware parameter storage in unattended industrial equipment. |
| Endurance | 1,000,000 erase/write cycles; suitable for applications requiring frequent calibration or logging updates. |
| Temperature grade | Industrial (−40°C to +85°C); validated for deployment in factory automation, motor drives, and HVAC controllers. |
Pinout & Package
8-lead MSOP (Micro Small Outline Package), 3.0 mm × 3.0 mm body, 0.65 mm pitch, exposed pad optional (VSS or floating). Pin 1 marked by laser dot; pin 1 ID corner defined per JEDEC MO-187.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions to reset internal state and prevent spurious commands. |
| CLK | Serial Clock | Rising-edge synchronized I/O; clock can be paused mid-transfer - simplifies host MCU timing constraints. |
| DI | Data Input | Accepts Start bit, opcode, address, and data; tied to DO only with series resistor to avoid bus conflict during dummy-zero read phase. |
| DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge - enables multi-device bus sharing. |
| VSS | Ground | Reference for all I/O and internal logic; exposed pad (if used) must connect to system ground plane for thermal and noise performance. |
| NC | No Connection | Pin 7 is unconnected internally - must remain floating or tied to VSS per layout best practice; not usable as strap or debug pin. |
| VCC | Power Supply | Supplies core logic and memory array; internal POR circuit (1.5 V threshold) prevents corruption during brown-out conditions. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates host MCU wait-state polling overhead - internal timer handles full auto-erase + program sequence in 6 ms. |
| Ready/Busy status on DO | Enables non-blocking firmware design: host reads DO while performing other tasks, avoiding fixed delays. |
| Power-on/off data protection | Hardware lockout below 1.5 V VCC prevents partial writes during power ramp-up/down - critical for safety-critical settings. |
| Sequential read mode | Reduces command overhead: holding CS high after first READ automatically increments address and streams full 128-byte block. |
| EWEN/EWDS write protection | Prevents accidental overwrites - device powers up in EWDS state; explicit EWEN required before any erase/write. |
Applications
| Motor Control Configuration Storage | Smart Sensor Calibration Data |
|---|---|
|
Use Scenario: Storing PID coefficients, current limits, and commutation tables in BLDC motor drivers. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at startup and during field service updates via UART-to-MCU bridge. Use Value: Enables field-reprogrammable motor behavior without firmware reflash; 200-year retention ensures lifetime calibration integrity. |
Use Scenario: Holding factory-trimmed offset/gain values and temperature compensation curves in industrial pressure sensors. IC Role / Device Role / Timing Role: Dedicated calibration memory mapped to MCU's I²C-to-Microwire bridge; read once per sensor initialization. Use Value: Eliminates analog trim potentiometers; 1M endurance supports recalibration during maintenance cycles over 10+ years. |
| Medical Device Setup Parameters | Industrial PLC I/O Module Settings |
|
Use Scenario: Saving user-selected alarm thresholds, display brightness, and language preferences in portable diagnostic equipment. IC Role / Device Role / Timing Role: Standalone EEPROM interfaced directly to ARM Cortex-M0+ host; accessed only during UI setup or boot. Use Value: Meets IEC 62304 Class C data integrity requirements via hardware write-protection (EWDS) and brown-out immunity. |
Use Scenario: Storing channel-specific scaling factors, filter constants, and fail-safe states in modular analog input/output PLC cards. IC Role / Device Role / Timing Role: Local configuration memory per module; read at power-on and updated only during commissioning via HMI. Use Value: Decouples firmware from hardware variants - same base firmware supports multiple I/O configurations via EEPROM-defined parameters. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/MS | 16-bit organization (64 × 16), same VCC/temp/package - requires host software adaptation for word-aligned addressing. | Used where MCU natively supports 16-bit peripheral interfaces or when maximizing data density per transaction is critical. | Select only if system firmware already handles 16-bit EEPROM access; not drop-in compatible due to differing instruction timing and address width. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 Kbit (128 × 8), 2.5–5.5 V, industrial temp, SOIC-8 - lacks Ready/Busy pin; relies on WIP flag polling. | Preferred in SPI-native designs where board space allows extra pin and software can tolerate flag-polling latency. | Choose when migrating from legacy SPI EEPROMs; requires PCB change (4-wire vs. 3-wire) and driver rewrite - not pin- or protocol-compatible. |
Compared with 93LC46B-I/MS, the 93LC46A-I/MS avoids 16-bit address translation complexity; compared with AT25010B-MAHL-T, it delivers deterministic timing via DO status signaling and requires one fewer PCB trace - critical for space-constrained motor control modules.
Availability
93LC46A-I/MS is available at Aetrix Electronics and suitable for motor control configuration storage, smart sensor calibration data, and medical device setup parameters requiring stable component supply across extended production lifecycles.
Supply support for 93LC46A-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 93LC46A-I/MS belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power embedded systems requiring reliable nonvolatile storage with minimal pin count and robust power-supply immunity.
FAQ
What is the function of the NC pin on the 93LC46A-I/MS?
The NC (No Connection) pin on the 93LC46A-I/MS is Pin 7 in the 8-lead MSOP package and has no internal connection. It must remain electrically floating or be tied to VSS per PCB layout guidelines - it cannot be used for strapping, debugging, or signal routing. This pin exists due to package compatibility with the 'C' variant (which uses ORG), but is unused in the 'A' version like the 93LC46A-I/MS.
Does the 93LC46A-I/MS require an external pull-up resistor on the DO line?
No, the 93LC46A-I/MS does not require an external pull-up on DO. The DO pin actively drives high/low during read or Ready/Busy status reporting and enters High-Z when deselected (CS low) or idle. A pull-up is unnecessary and may interfere with valid low-level status signaling. External termination is only needed if DI and DO are shorted - then a 10 kΩ series resistor is recommended to prevent bus conflict.
Can the 93LC46A-I/MS operate reliably at 2.5 V supply voltage?
Yes, the 93LC46A-I/MS is fully specified down to 2.5 V: AC parameters (e.g., TPD ≤ 400 ns, FCLK ≥ 1 MHz), DC characteristics (VIH1 ≥ 2.0 V), and functional operation (ERAL/WRAL disabled below 4.5 V, but READ/WRITE remain active) are guaranteed across 2.5–5.5 V. This makes it suitable for battery-powered or low-voltage microcontroller systems.
How does the 93LC46A-I/MS handle power loss during a write cycle?
The 93LC46A-I/MS incorporates hardware power-loss protection: its internal voltage detector (VPOR = 1.5 V) disables all write operations when VCC drops below this threshold. Combined with automatic erase-before-write and EWDS default-on-reset behavior, this ensures no partial or corrupted writes occur during brown-out events - preserving data integrity without host firmware intervention.
Is the 93LC46A-I/MS pin-compatible with the 93AA46A-I/MS?
Yes, the 93LC46A-I/MS and 93AA46A-I/MS share identical 8-lead MSOP packaging, pinout, and 128 × 8-bit organization. However, they differ in VCC range (93AA46A: 1.8–5.5 V; 93LC46A: 2.5–5.5 V) and AC timing (93AA46A supports 3 MHz down to 1.8 V). For designs operating ≥2.5 V, they are functionally interchangeable with no PCB changes required.
93LC46A-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
93LC46A-I/MS FAQ
1.How can I place an order for 93LC46A-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46A-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46A-I/MS reliable?
The price and inventory of 93LC46A-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46A-I/MS is usually 5 days.
3.What payment methods are accepted for 93LC46A-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46A-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46A-I/MS?
93LC46A-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46A-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46A-I/MS?
For technical support, including 93LC46A-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46A-I/MS requirements.
6.How does Aetrix verify that 93LC46A-I/MS is sourced from the original manufacturer or authorized distributors?
All 93LC46A-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46A-I/MS meets industry standards.
7.What is the process for return or replacement of 93LC46A-I/MS?
All 93LC46A-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46A-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46A-I/MS part is unused and in its original packaging.
Return procedure for 93LC46A-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46A-I/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

