Microchip Technology 93LC46A-I/PG
- Part No.:
- 93LC46A-I/PG
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93LC46A-I/PG.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,557
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46A-I/PG from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5 V supply range, industrial temperature grade (–40°C to +85°C), and PDIP-8 package. It features self-timed erase/write cycles, automatic ERAL before WRAL, and Ready/Busy status via DO pin - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46A-I/PG datasheet, 93LC46A-I/PG pinout, 93LC46A-I/PG application, or 93LC46A-I/PG equivalent, key selection criteria include its fixed 8-bit organization (no ORG pin), 1 million erase/write endurance, >200-year data retention, and compatibility with legacy Microwire controllers requiring CS/CLK/DI/DO timing compliance per DS20001749K.
Technical Context
This device implements a synchronous serial interface with start-bit detection, opcode-driven command set (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS), and internal auto-erase-before-write logic. All operations are initiated by CS high-to-low transition followed by clocked instruction sequences on rising CLK edges.
It uses CMOS nonvolatile floating-gate memory cells with power-on/off protection circuitry that inhibits write access below VCC = 1.5 V. The DO pin serves dual function: serial data output during READ and active-low Ready/Busy indicator during programming - requiring minimum TCSL = 250 ns between instructions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 words × 8 bits) - fixed x8 organization; no ORG pin; no word-size reconfiguration. |
| VCC range | 2.5 V to 5.5 V - supports mixed-voltage systems; write inhibited below 1.5 V for data integrity. |
| Endurance | 1,000,000 erase/write cycles - specified at 25°C, VCC = 5.0 V; enables long-life firmware parameter logging. |
| Data retention | >200 years - ensures configuration persistence across product lifetime without refresh. |
| Write cycle time | 6 ms typical - self-timed; includes auto-erase; eliminates need for external timing control. |
| Max clock frequency | 3 MHz at VCC ≥ 4.5 V - defines maximum throughput for sequential read/write bursts. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - requires no additional protocol translation in legacy MCU designs. |
Pinout & Package
93LC46A-I/PG is supplied in an 8-lead plastic dual in-line package (PDIP) with matte tin (Pb-free) finish. Pin 1 is marked by laser dot; pin 1 ID corner is bottom-left when notch faces up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between commands; deselects device into standby mode. |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcodes, addresses, and data; stoppable mid-sequence. |
| 3 (DI) | Data Input | Receives start bit, instruction opcodes, address bits, and write data; shares net with DO only with external current-limiting resistor. |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z when CS low or after status polling completes. |
| 5 (VSS) | Ground | Reference return path for all signals; must be connected directly to system ground plane. |
| 6 (NC) | No Connect | Internally unconnected; must remain floating or tied to VSS per layout best practice; not usable as ORG. |
| 7 (NC) | No Connect | Internally unconnected; same handling as Pin 6; no functional role in A/B variants. |
| 8 (VCC) | Power Supply | 2.5–5.5 V supply input; decoupling capacitor (0.1 µF) required within 10 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing circuitry; internal state machine manages erase-before-write sequence automatically. |
| Automatic ERAL before WRAL | Ensures full array is erased prior to bulk write; prevents data corruption without host software intervention. |
| Power-on/off data protection | Hardware lockout below VCC = 1.5 V prevents spurious writes during brown-out or power ramp-up. |
| Ready/Busy status on DO | Enables polling-based flow control instead of fixed delays; reduces system latency and improves bus efficiency. |
| Industry-standard Microwire interface | Direct drop-in replacement for legacy 93Cxx EEPROMs; compatible with existing firmware drivers and timing margins. |
Applications
| Industrial Sensor Calibration | Consumer Remote Control Memory |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients in HVAC temperature sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at power-up by MCU via Microwire interface. Use Value: Enables field-replaceable sensor modules without firmware reprogramming; retains calibration across 200+ year lifetime. | Use Scenario: Saving user-programmed channel presets and volume settings in IR remote controls. IC Role / Device Role / Timing Role: Low-power serial EEPROM interfaced to 8-bit MCU during button press events. Use Value: Supports 1M write cycles - sufficient for 10+ years of daily use; operates down to 2.5 V for coin-cell battery longevity. |
| Automotive Body Control Module | Medical Infusion Pump Settings |
Use Scenario: Retaining seat/mirror position memory and lighting configuration in 12 V automotive BCMs. IC Role / Device Role / Timing Role: Industrial-grade (–40°C to +85°C) EEPROM accessed during ignition-on initialization. Use Value: Qualified for automotive ambient conditions; withstands load-dump transients via internal VCC monitoring. | Use Scenario: Storing drug library parameters, alarm thresholds, and usage logs in Class II medical infusion pumps. IC Role / Device Role / Timing Role: Safety-critical nonvolatile storage accessed under IEC 62304-controlled boot sequence. Use Value: >200-year data retention meets FDA long-term recordkeeping requirements; RoHS-compliant for global deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/P | 128 × 16-bit organization; same VCC range, temp grade, and package; no ORG pin. | Requires 16-bit data path and firmware adaptation; incompatible with 8-bit-only Microwire controllers. | Select only if system architecture mandates 16-bit word access and timing budget allows longer 18-cycle READ/WRITE. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 Kbit (128 × 8), 1.8–5.5 V, industrial temp; no Ready/Busy pin - relies on WIP flag polling. | Requires SPI peripheral instead of Microwire; different command set and timing; no DO-status polling capability. | Choose when migrating to SPI-based platforms; verify MCU driver compatibility and timing margin for tW = 5 ms max. |
Compared with 93LC46B-I/P, the 93LC46A-I/PG offers native 8-bit compatibility and shorter instruction cycles; versus AT25010B-MAHL-T, it preserves legacy Microwire timing and provides hardware-ready signaling - critical for deterministic real-time configuration reads.
Availability
93LC46A-I/PG is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer remote control memory, and automotive body control module applications requiring stable component supply and long-lifecycle support.
Supply support for 93LC46A-I/PG includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona.
The 93LC46A-I/PG belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power embedded systems requiring simple, robust, and long-retention nonvolatile storage with minimal pin count.
FAQ
What is the memory organization of the 93LC46A-I/PG?
The 93LC46A-I/PG has a fixed 128 × 8-bit (1 Kbit) organization with no ORG pin - unlike 'C' variants, it does not support x16 mode. This makes it pin- and firmware-compatible with legacy 93C46A devices while offering extended voltage range (2.5–5.5 V) and improved endurance. Its x8 structure simplifies integration with 8-bit microcontrollers using standard Microwire protocols.
Does the 93LC46A-I/PG require an external pull-up resistor on the DO pin?
No, the 93LC46A-I/PG does not require an external pull-up on DO. During READ, DO actively drives data; during READY/BUSSY polling, it outputs active-low status. When CS is low or after status read completion, DO enters High-Z state. However, if DI and DO are shorted (shared bus), a current-limiting resistor (e.g., 10 kΩ) is required to prevent bus conflict during dummy-zero read phase - as documented in DS20001749K Section 2.2.
What is the minimum VCC required to prevent accidental writes on the 93LC46A-I/PG?
The 93LC46A-I/PG incorporates hardware-level power-supply monitoring that inhibits all write operations when VCC falls below approximately 1.5 V - as specified in DS20001749K Table 1-1, Parameter D11 (VPOR). This ensures data integrity during power-up, power-down, or brown-out conditions without requiring external reset supervisors or firmware safeguards.
Can the 93LC46A-I/PG be used in automotive applications?
The 93LC46A-I/PG is rated for Industrial temperature range (–40°C to +85°C), not Automotive (–40°C to +125°C). While it may function in some under-hood environments, Microchip explicitly qualifies only the 'E' suffix variants (e.g., 93LC46A-E/P) for automotive use. For AEC-Q100-compliant designs, engineers must select 93LC46A-E/PG or equivalent qualified parts - the 93LC46A-I/PG is intended for industrial and commercial applications.
How does the ERAL command work on the 93LC46A-I/PG?
The ERAL (Erase All) command on the 93LC46A-I/PG executes a self-timed 6 ms cycle that erases the entire 128-word array to logical '1'. It requires VCC ≥ 4.5 V for reliable operation (per DS20001749K Section 2.5), and automatically precedes WRAL execution. Status is polled via DO pin: low = busy, high = ready. No external timing or address inputs are needed - only the 9-bit ERAL opcode ('10010xxxx') clocked in with CS high.
93LC46A-I/PG Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Obsolete
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93LC46A-I/PG FAQ
1.How can I place an order for 93LC46A-I/PG through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46A-I/PG on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46A-I/PG reliable?
The price and inventory of 93LC46A-I/PG are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46A-I/PG is usually 5 days.
3.What payment methods are accepted for 93LC46A-I/PG?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46A-I/PG transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46A-I/PG?
93LC46A-I/PG orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46A-I/PG order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46A-I/PG?
For technical support, including 93LC46A-I/PG datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46A-I/PG requirements.
6.How does Aetrix verify that 93LC46A-I/PG is sourced from the original manufacturer or authorized distributors?
All 93LC46A-I/PG products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46A-I/PG meets industry standards.
7.What is the process for return or replacement of 93LC46A-I/PG?
All 93LC46A-I/PG units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46A-I/PG, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46A-I/PG part is unused and in its original packaging.
Return procedure for 93LC46A-I/PG:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46A-I/PG Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

