My Inquiry
My Account
Microchip Technology 93LC46A-I/ST
- Part No.:
- 93LC46A-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93LC46A-I/ST.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,246
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46A-I/ST from Microchip Technology Inc. is a 1Kbit (128 × 8-bit), low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating across 2.5–5.5 V, rated for Industrial temperature (−40°C to +85°C), and housed in an 8-lead SOIC package (ST). It features self-timed erase/write cycles, automatic ERAL before WRAL, Ready/Busy status signaling via DO, and 1 million erase/write endurance - used for configuration storage in embedded microcontroller systems.
For engineers reviewing the 93LC46A-I/ST datasheet, 93LC46A-I/ST pinout, 93LC46A-I/ST application, or 93LC46A-I/ST equivalent, key selection criteria include its fixed 8-bit organization (no ORG pin), industrial-grade voltage and temperature compliance, SOIC-8 mechanical footprint, Microwire protocol timing constraints, and power-on data protection circuitry.
Technical Context
The 93LC46A-I/ST implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins - no ORG pin present, confirming fixed 8-bit word organization. Its internal architecture includes an address decoder, mode decode logic, and output buffer, supporting sequential read, ERASE, WRITE, ERAL, WRAL, EWEN, and EWDS instructions.
It uses CMOS EEPROM technology with on-chip charge pump for write operations, requiring no external high-voltage supply. Power-on reset circuitry ensures data integrity below VCC = 1.5 V, and the DO pin serves dual function: data output during READ and Ready/Busy status indicator during programming cycles.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit) - provides compact nonvolatile storage for calibration data, device IDs, or user settings in space-constrained designs. |
| VCC Range | 2.5 V to 5.5 V - supports direct interfacing with 3.3 V and 5 V microcontrollers without level-shifting. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - minimal GPIO usage; no I²C or SPI hardware required. |
| Endurance | 1,000,000 erase/write cycles - suitable for firmware parameter logging with frequent updates. |
| Data Retention | 200 years at +25°C - ensures long-term reliability in unattended or maintenance-free applications. |
| Max Clock Frequency | 3 MHz at VCC ≥ 4.5 V - enables fast configuration reads during system boot (<10 µs per byte). |
| Temp Range | −40°C to +85°C (Industrial) - validated for operation in industrial control panels and automotive body electronics. |
Pinout & Package
Package: 8-lead SOIC (ST), 3.9 mm × 4.9 mm, surface-mount, Pb-free Matte Tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby mode. |
| 2 CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence. |
| 3 DI | Data Input | Accepts Start bit, opcodes, addresses, and write data; shares net with DO only if external current-limiting resistor used. |
| 4 DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z when CS is low or during non-read states. |
| 5 VSS | Ground | Reference return path for all digital and internal charge-pump circuits; requires low-impedance connection. |
| 6 NC | No Connection | Internally unconnected; must remain floating - not tied to VSS, VCC, or signal lines. |
| 7 NC | No Connection | Same as Pin 6 - unused terminal per device variant; no internal bond wire. |
| 8 VCC | Power Supply | Supplies core logic and internal programming voltage; bypass capacitor (0.1 µF) recommended near pin. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write cycles | Eliminates need for external timing control - internal state machine manages auto-erase and programming (TWC = 6 ms typical). |
| Automatic ERAL before WRAL | Ensures full array erasure prior to bulk write - prevents partial-data corruption without host software intervention. |
| Ready/Busy status on DO | Enables polling-based flow control - avoids fixed delays; reduces system latency versus timeout-based waits. |
| Power-on/off data protection | Hardware lockout below VCC = 1.5 V - prevents inadvertent writes during brown-out or power ramp-up. |
| 128 × 8-bit fixed organization | No ORG pin required - simplifies PCB layout and eliminates external configuration resistors or jumpers. |
Applications
| Smart Meter Configuration Storage | Industrial PLC Parameter Backup |
|---|---|
Use Scenario: Storing tariff tables, meter calibration coefficients, and tamper-event logs in electricity/water meters. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced to an 8-bit MCU via Microwire; accessed during initialization and after sensor-triggered events. Use Value: 200-year data retention ensures accuracy over product lifetime; 1M endurance supports daily log updates for >2,700 years. |
Use Scenario: Preserving I/O mapping, PID tuning constants, and alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Standalone serial EEPROM holding runtime-critical parameters; read at boot and written only during commissioning or field update. Use Value: −40°C to +85°C rating guarantees operation in unheated control cabinets; SOIC-8 allows drop-in replacement in legacy designs. |
| Automotive Body Control Module | Medical Infusion Pump Settings |
Use Scenario: Saving seat/mirror position presets, lighting profiles, and door-lock behavior in BCMs. IC Role / Device Role / Timing Role: Low-power serial memory connected to a 16-bit automotive MCU; accessed infrequently but must survive battery disconnects. Use Value: Power-on protection prevents corruption during vehicle start-stop cycles; 2.5 V min VCC supports operation during cranking. |
Use Scenario: Storing drug library, dose limits, and clinician-configured safety interlocks in portable infusion pumps. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory storing immutable operational constraints; verified at power-up before motor activation. Use Value: RoHS-compliant Pb-free finish meets medical regulatory requirements; 128 × 8-bit size matches typical pump parameter set granularity. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/ST | 128 × 16-bit organization; same VCC range, package, and timing - requires 16-bit data framing and address handling. | Used where wider data bus improves throughput (e.g., storing 16-bit ADC calibration slopes); incompatible with 8-bit-only firmware. | Select only if host MCU supports 16-bit Microwire framing and memory map aligns with x16 addressing. |
| AT25010B-SSHL-T | SPI interface (4-wire), 1 Kbit (128 × 8-bit), 1.8–5.5 V, SOIC-8 - different protocol, no Ready/Busy pin, uses Write Enable latch. | Preferred in SPI-native systems; lacks DO-based polling - requires software timeouts or status register reads. | Choose when migrating from Microwire to SPI ecosystem; verify timing margins for SPI clock vs. Microwire CLK. |
Compared with 93LC46B-I/ST, the 93LC46A-I/ST avoids 16-bit data alignment complexity; compared with AT25010B-SSHL-T, it offers simpler polling via DO but requires Microwire-compatible controller logic.
Availability
93LC46A-I/ST is available at Aetrix Electronics and suitable for industrial control systems, automotive body electronics, and medical device configuration storage requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for 93LC46A-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46A-I/ST belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-pin-count embedded systems needing reliable, low-power nonvolatile memory with minimal external components.
FAQ
What is the memory organization of the 93LC46A-I/ST?
The 93LC46A-I/ST has a fixed 128 × 8-bit organization - meaning it stores 128 bytes of data, with each address holding one 8-bit value. Unlike 'C' variants, it lacks an ORG pin, so no external configuration is needed to select word size. This simplifies design and ensures deterministic addressing behavior across all units of the 93LC46A-I/ST.
Does the 93LC46A-I/ST support SPI communication?
No, the 93LC46A-I/ST does not support SPI. It implements the Microwire protocol - a 3-wire, synchronous serial interface using CS, CLK, and a bidirectional DI/DO line. While electrically similar to SPI Mode 0, it uses distinct instruction opcodes and timing (e.g., Start bit detection, Ready/Busy polling on DO), and is not software- or hardware-compatible with standard SPI masters without protocol translation.
What is the purpose of the NC pins on the 93LC46A-I/ST SOIC package?
Pins 6 and 7 on the 93LC46A-I/ST (SOIC-8) are designated NC (No Connection) - they have no internal bonding or circuit connectivity. These pins must remain unconnected in the PCB layout; tying them to VSS, VCC, or signals may cause unpredictable behavior or damage. The NC designation is confirmed in the official Microchip DS20001749K datasheet Pin Function Table.
How does the Ready/Busy status work on the 93LC46A-I/ST?
The DO pin of the 93LC46A-I/ST doubles as a Ready/Busy indicator during erase and write operations. After initiating ERASE or WRITE, bring CS high for ≥250 ns, then sample DO: low = operation in progress, high = complete. This allows precise polling without fixed delays. Note that DO returns to High-Z when CS is low, so status checking requires active CS toggling - a feature unique to the 93LC46A-I/ST among its family.
Is the 93LC46A-I/ST compatible with 3.3 V microcontrollers?
Yes, the 93LC46A-I/ST operates across 2.5 V to 5.5 V, making it fully compatible with 3.3 V systems. Its VIH1 threshold is 2.0 V (min) at VCC ≥ 2.7 V, ensuring reliable logic-high recognition from 3.3 V GPIOs. VOL1 is ≤0.4 V at IOL = 2.1 mA, guaranteeing clean logic-low drive into 3.3 V inputs. No level-shifting circuitry is required for direct interfacing with common 3.3 V MCUs.
93LC46A-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93LC46A-I/ST FAQ
1.How can I place an order for 93LC46A-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46A-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46A-I/ST reliable?
The price and inventory of 93LC46A-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46A-I/ST is usually 5 days.
3.What payment methods are accepted for 93LC46A-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46A-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46A-I/ST?
93LC46A-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46A-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46A-I/ST?
For technical support, including 93LC46A-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46A-I/ST requirements.
6.How does Aetrix verify that 93LC46A-I/ST is sourced from the original manufacturer or authorized distributors?
All 93LC46A-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46A-I/ST meets industry standards.
7.What is the process for return or replacement of 93LC46A-I/ST?
All 93LC46A-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46A-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46A-I/ST part is unused and in its original packaging.
Return procedure for 93LC46A-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46A-I/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
