My Inquiry
My Account
Microchip Technology 93LC46AT-I/MNY
- Part No.:
- 93LC46AT-I/MNY
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-WFDFN Exposed Pad
- Datasheet:
-
93LC46AT-I/MNY.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TDFN
- Quantity:
- Payment:
- Shipping:
Inventory:1,399
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46AT-I/MNY from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5V to 5.5V, rated for industrial temperature range (−40°C to +85°C), and housed in an 8-lead MSOP package. It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling via DO pin - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46AT-I/MNY datasheet, 93LC46AT-I/MNY pinout, 93LC46AT-I/MNY application, or 93LC46AT-I/MNY equivalent, this page delivers verified electrical specs (e.g., 3 MHz max clock at VCC ≥ 4.5V), timing parameters (TWC = 6 ms), endurance (1M cycles), retention (>200 years), and package-specific pin mapping for reliable integration into space-constrained industrial control and sensor modules.
Technical Context
This device implements a synchronous serial Microwire protocol with CS/CLK/DI/DO signals and no ORG pin - confirming fixed 8-bit word organization per Device Selection Table. It uses CMOS EEPROM technology with on-chip charge pump for write/erase, requiring EWEN instruction prior to programming and supporting sequential read mode when CS remains high.
Functional behavior includes High-Z DO during standby, active-low CS activation, rising-edge clock sampling for all serial inputs, and Ready/Busy polling via DO after minimum TCSL (250 ns). Power-down protection triggers below 1.5V typical VCC, and all instructions require precise clock cycle counts (e.g., READ = 18 cycles, WRITE = 18 cycles).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit) - fixed x8 organization; no ORG pin; supports 128-byte configuration storage. |
| VCC Range | 2.5V to 5.5V - compatible with 3.3V and 5V logic domains; POR threshold at 1.5V typical. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI, DO) - no SPI mode; no ORG pin required. |
| Max Clock Frequency | 3 MHz (at VCC ≥ 4.5V); 2 MHz (at 2.5V ≤ VCC < 4.5V) - defines maximum data throughput and timing margin. |
| Write Cycle Time | 6 ms (TWC) - self-timed auto-erase-and-write; determines minimum latency between successive writes. |
| Endurance & Retention | 1,000,000 erase/write cycles; >200 years data retention - validated for long-life industrial firmware storage. |
| Temp Range | −40°C to +85°C (Industrial grade) - qualified for use in motor controllers, PLC I/O modules, and HVAC sensors. |
Pinout & Package
8-lead MSOP (MS) package - 3.0 mm × 3.0 mm body, 0.65 mm pitch, exposed pad optional (VSS or floating). Pin 1 marked by laser dot; pin 1 ID corner matches standard MSOP orientation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns (TCSL) between commands; initiates self-timed write on falling edge. |
| 2 (CLK) | Serial Clock | Rising-edge synchronized I/O; clock stops freely; no requirement during write cycle; TCKH/TCKL define timing margins. |
| 3 (DI) | Data Input | Accepts Start bit, opcode, address, and data; tied high with CS/CLK to detect Start condition. |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS fall; requires TCSL before status check. |
| 5 (VSS) | Ground | Reference for all I/O and internal circuitry; exposed pad may connect to VSS for thermal/mechanical stability. |
| 6 (NC) | No Connect | Internally unconnected; must be left floating or tied to VSS per layout best practice; not bonded. |
| 7 (ORG) | Organization | Not present - 'A' version device; pin 7 is NC per Device Selection Table and Pin Function Table. |
| 8 (VCC) | Power Supply | 2.5–5.5V operation; internal voltage detector (VPOR = 1.5V) blocks operations during brown-out. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates external timing control; 6 ms guaranteed completion (TWC) enables deterministic firmware update sequences. |
| Automatic ERAL before WRAL | Ensures full-array readiness before bulk write; prevents partial writes without explicit erase command. |
| Power-On/Off Data Protection | Hardware lockout below 1.5V VCC prevents corruption during supply ramp-up/down in battery-backed systems. |
| Ready/Busy Status Signal | DO pin provides real-time programming status without polling overhead - reduces MCU CPU load during writes. |
| Sequential Read Mode | Continuous data stream across memory addresses with single CS assertion - optimizes boot-time parameter loading. |
| RoHS Compliant Pb-Free Finish | Matte tin (Sn) termination meets JEDEC J-STD-020; qualified for lead-free reflow (MSOP package). |
Applications
| Industrial Sensor Calibration | Microcontroller Configuration Storage |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during system boot and calibration routines via Microwire interface. Use Value: Enables field-replaceable sensor modules without firmware reflashing; retains values across 10+ year deployments. |
Use Scenario: Holding bootloader settings, communication baud rates, and I/O pin mappings for ARM Cortex-M0+ based edge nodes. IC Role / Device Role / Timing Role: Serial configuration EEPROM interfaced directly to MCU GPIOs using bit-banged Microwire protocol. Use Value: Reduces BOM count vs. internal flash usage; avoids wear-leveling complexity while supporting 1M-cycle field updates. |
| Smart Meter Parameter Tables | Medical Device Safety Settings |
Use Scenario: Storing tariff schedules, metering constants, and tamper-event logs in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: Secure, low-power nonvolatile memory with hardware brown-out protection during AC line dips. Use Value: Meets IEC 62056 requirements for data integrity; >200-year retention ensures lifetime compliance without replacement. |
Use Scenario: Archiving user-configured alarm thresholds and safety interlock states in portable infusion pumps. IC Role / Device Role / Timing Role: Fail-safe configuration store with EWEN/EWDS command locking to prevent accidental overwrite during runtime. Use Value: Supports Class II medical device certification by guaranteeing write-disable during critical delivery phases. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46BT-I/MNY | 1Kbit, 64 × 16-bit organization; same VCC range, temp grade, and MSOP package; requires 16-bit data framing. | Used where host MCU natively supports 16-bit peripheral interfaces or legacy 16-bit microcontrollers are deployed. | Select only if system architecture mandates 16-bit word access; incompatible with existing 8-bit software drivers. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1Kbit (128 × 8), 1.8–5.5V, industrial temp, 8-lead SOIC; no Ready/Busy pin; uses WIP flag in status register. | Preferred in SPI-native designs; lacks DO-based status polling - requires status register reads instead. | Choose when migrating from Microwire to SPI ecosystem; verify timing compatibility with existing clock tree. |
Compared with 93LC46BT-I/MNY, the 93LC46AT-I/MNY offers native 8-bit framing and simpler timing for resource-constrained MCUs; versus AT25010B-MAHL-T, it provides direct hardware status signaling but requires Microwire-compatible firmware stack.
Availability
93LC46AT-I/MNY is available at Aetrix Electronics and suitable for industrial sensor calibration, microcontroller configuration storage, and smart meter parameter tables requiring stable component supply across extended product lifecycles.
Supply support for 93LC46AT-I/MNY includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46A/B/C series was designed specifically for cost-sensitive, low-power embedded systems needing reliable serial EEPROM with Microwire compatibility and robust data retention - targeting industrial, automotive, and consumer control applications.
FAQ
What is the memory organization of the 93LC46AT-I/MNY?
The 93LC46AT-I/MNY is a fixed 128 × 8-bit (1Kbit) device with no ORG pin - confirmed by Device Selection Table and Pin Function Table. It operates exclusively in x8 mode, unlike 'C' variants which support configurable x8/x16 via ORG. This eliminates external configuration logic and simplifies firmware development for byte-oriented data structures.
Does the 93LC46AT-I/MNY support SPI communication?
No, the 93LC46AT-I/MNY implements Microwire-compatible 3-wire serial protocol (CS, CLK, DI, DO), not SPI. It lacks SI/SO separation and does not support SPI modes (CPOL/CPHA). Communication requires strict adherence to Microwire timing (e.g., TCKH ≥ 200 ns, TDIS ≥ 50 ns) and instruction set (READ = 18 clocks, WRITE = 18 clocks).
What is the purpose of the NC pin on the 93LC46AT-I/MNY MSOP package?
Pin 6 on the 93LC46AT-I/MNY MSOP package is designated NC (No Internal Connection) - explicitly stated in the Pin Function Table and Package Types diagram. It is not bonded and must remain unconnected or tied to VSS per PCB layout guidelines; routing signals to this pin risks undefined behavior or ESD susceptibility.
How does the Ready/Busy function work on the 93LC46AT-I/MNY?
The DO pin of the 93LC46AT-I/MNY outputs Ready/Busy status during erase/write: DO = low indicates ongoing operation; DO = high means complete. To read status, CS must be brought high after ≥250 ns low time (TCSL); DO returns to High-Z on CS fall. This enables efficient polling without dedicated status registers or additional pins.
Is the 93LC46AT-I/MNY RoHS compliant and lead-free?
Yes, the 93LC46AT-I/MNY is RoHS compliant with matte tin (Sn) finish per JEDEC J-STD-020, as confirmed in the Features list and Packaging Information section. The MSOP package supports lead-free reflow profiles, and marking "3L46AT" on the top surface includes Pb-free designation per Microchip's standard coding.
93LC46AT-I/MNY Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-WFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TDFN (2x3)
93LC46AT-I/MNY FAQ
1.How can I place an order for 93LC46AT-I/MNY through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46AT-I/MNY on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46AT-I/MNY reliable?
The price and inventory of 93LC46AT-I/MNY are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46AT-I/MNY is usually 5 days.
3.What payment methods are accepted for 93LC46AT-I/MNY?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46AT-I/MNY transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46AT-I/MNY?
93LC46AT-I/MNY orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46AT-I/MNY order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46AT-I/MNY?
For technical support, including 93LC46AT-I/MNY datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46AT-I/MNY requirements.
6.How does Aetrix verify that 93LC46AT-I/MNY is sourced from the original manufacturer or authorized distributors?
All 93LC46AT-I/MNY products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46AT-I/MNY meets industry standards.
7.What is the process for return or replacement of 93LC46AT-I/MNY?
All 93LC46AT-I/MNY units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46AT-I/MNY, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46AT-I/MNY part is unused and in its original packaging.
Return procedure for 93LC46AT-I/MNY:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46AT-I/MNY Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
