My Inquiry
My Account
Microchip Technology 93LC46AT-I/OT
- Part No.:
- 93LC46AT-I/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
93LC46AT-I/OT.pdf
- Description:
- IC EEPROM 1KBIT MIC WIRE SOT23-6
- Quantity:
- Payment:
- Shipping:
Inventory:8,641
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46AT-I/OT from Microchip Technology Inc. is a 1 Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5 V to 5.5 V, rated for industrial temperature (−40°C to +85°C), and packaged in SOT-23-6. It features self-timed erase/write cycles, automatic ERAL before WRAL, and Ready/Busy status via DO pin - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46AT-I/OT datasheet, 93LC46AT-I/OT pinout, 93LC46AT-I/OT application, or 93LC46AT-I/OT equivalent, key selection criteria include its 8-bit fixed organization (no ORG pin), SOT-23-6 footprint compatibility, 1 million erase/write endurance, 200-year data retention, and support for sequential read and power-on/off data protection.
Technical Context
This device implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins - no ORG pin (confirmed for 'A' variant), enabling dedicated 8-bit communication. Internal logic includes auto-erase-before-write, ERAL-initiated full-array erase, and EWEN/EWDS command-based write protection.
It uses CMOS EEPROM technology with on-chip voltage detection (VPOR = 1.5 V typical), supports clock frequencies up to 3 MHz at VCC ≥ 4.5 V, and delivers TPD ≤ 400 ns (1.8 V–2.5 V) with CL = 100 pF. Standby current is ≤ 5 µA over temperature.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit organization; fixed, no ORG pin) |
| VCC Range | 2.5 V to 5.5 V - supports wide-input industrial rails without level-shifting |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - minimal GPIO usage on host MCU |
| Write Cycle Time | 6 ms typical - self-timed; eliminates need for external timing control |
| Endurance | 1,000,000 erase/write cycles - suitable for frequent calibration or logging updates |
| Data Retention | 200 years at 25°C - ensures long-term firmware or configuration integrity |
| Temp Range | −40°C to +85°C (Industrial grade) - validated across full operating envelope |
Pinout & Package
Package: SOT-23-6 (lead-free Matte Tin finish, JEDEC MO-178AA). Pin 1 marked by laser dot; exposed pad not present (unlike DFN/TDFN variants).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (DO) | Data Output / Ready-Busy Status | Tri-state output; low = busy during erase/write, high = ready; also carries read data |
| 2 (VSS) | Ground Reference | Primary return path for all internal circuitry and I/O signals |
| 3 (DI) | Data Input | Serial input for opcodes, addresses, and write data; sampled on CLK rising edge |
| 4 (VCC) | Power Supply | 2.5–5.5 V supply; internal POR triggers at ~1.5 V to prevent corruption during brownout |
| 5 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects into standby |
| 6 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in DI and clocks out DO; stoppable mid-transfer |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing components and software delay loops; cycle completes autonomously |
| Automatic ERAL before WRAL | Guarantees full-array erase prior to bulk write - prevents partial-data corruption in WRAL mode |
| Power-on/off data protection | Hardware-level VCC monitoring blocks writes below VPOR (~1.5 V), preventing inadvertent writes during power ramp |
| Ready/Busy status on DO | Enables polling-based flow control without extra pins - reduces system resource overhead |
| Sequential read mode | Continuous address increment on DO while CS remains high - simplifies multi-byte reads in firmware |
Applications
| Industrial Sensor Calibration | Consumer Appliance Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and user-adjusted trim values in HVAC or pressure transmitters. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at boot and during field recalibration. Use Value: 128 × 8-bit capacity accommodates multiple sensor channels; 1M endurance supports lifetime recalibration cycles. |
Use Scenario: Saving user preferences (e.g., cooking time, temperature presets, language) in microwave ovens or washing machines. IC Role / Device Role / Timing Role: Persistent settings storage with fast 6 ms write and hardware brownout protection. Use Value: SOT-23-6 footprint minimizes PCB area; 200-year retention ensures data survival across product lifecycle. |
| Medical Device Parameter Storage | Embedded Controller Boot Configuration |
Use Scenario: Holding safety-critical operational limits (e.g., max dose, alarm thresholds) in portable infusion pumps. IC Role / Device Role / Timing Role: Tamper-resistant memory with EWEN/EWDS lockout and power-fail write inhibit. Use Value: Hardware VCC detection (1.5 V threshold) prevents corruption during battery swap or low-power states. |
Use Scenario: Storing bootloader configuration flags (e.g., UART baud rate, debug enable, fail-safe boot mode) in ARM Cortex-M systems. IC Role / Device Role / Timing Role: Early-boot nonvolatile parameter source accessed before RAM initialization. Use Value: Microwire interface requires only 3 MCU GPIOs; sequential read enables fast flag loading with minimal clock cycles. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/OT | 64 × 16-bit organization; same VCC range, package, and temp grade | Requires 16-bit host interface; incompatible opcode/address bit count (7-bit vs 6-bit) | Select only if system uses native 16-bit data paths and firmware supports x16 addressing |
| AT25010B-SSHL-T | SPI interface (4-wire), 1 Kbit (128 × 8), 1.8–5.5 V, SOIC-8 package | Requires additional CS and MOSI/MISO lines; no Ready/Busy pin - relies on WIP polling | Choose when SPI is already standardized in design; avoid if pin count or polling latency is constrained |
Compared with 93LC46B-I/OT, the 93LC46AT-I/OT provides simpler 8-bit alignment and reduced instruction complexity; versus AT25010B-SSHL-T, it saves one GPIO and offers deterministic status signaling instead of software polling - critical for time-sensitive embedded boot sequences.
Availability
93LC46AT-I/OT is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer appliance configuration, medical device parameter storage, and embedded controller boot configuration requiring stable component supply, long-lifecycle availability, and RoHS-compliant packaging.
Supply support for 93LC46AT-I/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 93LC46A/B/C series was designed specifically for space-constrained, low-power embedded systems needing reliable, pin-efficient serial EEPROM - emphasizing robustness across voltage and temperature extremes without external support components.
FAQ
What is the memory organization of the 93LC46AT-I/OT?
The 93LC46AT-I/OT is a fixed 128 × 8-bit (1 Kbit) device - designated by the 'A' suffix - with no ORG pin. It exclusively supports 8-bit serial communication and does not offer word-size configuration. This differs from 'C' variants that require an external ORG signal to select between x8/x16 modes.
Does the 93LC46AT-I/OT support sequential read operation?
Yes, the 93LC46AT-I/OT supports sequential read: when CS remains high after a READ instruction, the internal address counter automatically increments, and subsequent clock cycles output data from consecutive memory locations on the DO pin - eliminating the need to retransmit address bytes for multi-byte reads.
What is the minimum VCC required to prevent unintended writes on the 93LC46AT-I/OT?
The 93LC46AT-I/OT incorporates hardware power-on reset (POR) circuitry that inhibits all write operations when VCC falls below approximately 1.5 V (typical VPOR). This ensures data integrity during power-up, power-down, or brownout conditions without requiring external supervision circuits.
How is write protection implemented on the 93LC46AT-I/OT?
Write protection on the 93LC46AT-I/OT is enforced via EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) commands. The device powers up in EWDS mode; an explicit EWEN instruction must precede any ERASE or WRITE operation. After programming, issuing EWDS restores protection - preventing accidental overwrites during normal operation.
What package type and pin count does the 93LC46AT-I/OT use?
The 93LC46AT-I/OT is supplied in a 6-pin SOT-23 package (JEDEC MO-178AA), with pinout: Pin 1 = DO, Pin 2 = VSS, Pin 3 = DI, Pin 4 = VCC, Pin 5 = CS, Pin 6 = CLK. It has no ORG or NC pins - consistent with its 'A' variant designation and compact footprint.
93LC46AT-I/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
93LC46AT-I/OT FAQ
1.How can I place an order for 93LC46AT-I/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46AT-I/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46AT-I/OT reliable?
The price and inventory of 93LC46AT-I/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46AT-I/OT is usually 5 days.
3.What payment methods are accepted for 93LC46AT-I/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46AT-I/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46AT-I/OT?
93LC46AT-I/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46AT-I/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46AT-I/OT?
For technical support, including 93LC46AT-I/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46AT-I/OT requirements.
6.How does Aetrix verify that 93LC46AT-I/OT is sourced from the original manufacturer or authorized distributors?
All 93LC46AT-I/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46AT-I/OT meets industry standards.
7.What is the process for return or replacement of 93LC46AT-I/OT?
All 93LC46AT-I/OT units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46AT-I/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46AT-I/OT part is unused and in its original packaging.
Return procedure for 93LC46AT-I/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46AT-I/OT Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
