My Inquiry
My Account
Microchip Technology 93LC46AT/SN
- Part No.:
- 93LC46AT/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC46AT/SN.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:20,318
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46AT/SN from Microchip Technology Inc. is a 1 Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5 V to 5.5 V, rated for Industrial temperature range (−40°C to +85°C), and housed in an 8-lead SOIC package. It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling via DO pin - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46AT/SN datasheet, 93LC46AT/SN pinout, 93LC46AT/SN application, or 93LC46AT/SN equivalent, this page delivers verified electrical specs, package mapping, functional timing behavior, real-world use scenarios, and validated alternative parts - all aligned to DS20001749K revision K.
Technical Context
The 93LC46AT/SN implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins - no ORG pin (dedicated x8 organization). Communication requires a Start bit followed by opcode, address (7-bit), and data (8-bit), with clocked-in instructions executed on rising CLK edges. The device powers up in EWDS mode and requires explicit EWEN before any erase/write operation.
It supports sequential read, automatic erase-before-write, and full-array operations (ERAL/WRAL) with fixed 6 ms erase/write cycle time (TWC) at VCC ≥ 2.5 V. Ready/Busy status is polled via DO pin after CS high assertion following TCSL (250 ns minimum), with DO = low indicating active programming and DO = high indicating completion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit) - fixed x8 organization; no ORG pin; no word-size selection. |
| VCC Range | 2.5 V to 5.5 V - supports wide supply range; POR threshold at 1.5 V ensures data retention during brown-out. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - no SPI or I²C protocol; synchronous, edge-triggered. |
| Write Cycle Time | 6 ms typical (TWC) - self-timed; includes auto-erase; no external timing control required. |
| Endurance | 1,000,000 erase/write cycles - specified at 25°C, VCC = 5.0 V; enables long-term field calibration storage. |
| Data Retention | 200 years - guaranteed nonvolatile data hold under Industrial temp range without refresh. |
| Temp Range | −40°C to +85°C (Industrial grade) - qualified per Microchip's I-temp specification; no automotive (E-temp) support. |
Pinout & Package
8-lead SOIC (SN) package per Microchip drawing C04-035; Pb-free Matte Tin finish; 150 mil body width; standard pin 1 indicator (laser mark).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into Standby (ICCS ≤ 5 µA). |
| CLK | Serial Clock | Rising-edge synchronized I/O; clocking stops during self-timed write; no CLK required post-initiation. |
| DI | Data Input | Accepts Start bit, opcode (2-bit), address (7-bit), and data (8-bit); no internal pull-up/down. |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS low or after status read. |
| VSS | Ground | Reference for all I/O and internal logic; must be connected directly to system ground plane. |
| NC | No Internal Connection | Pin 7 in SOIC (SN); unused; must be left floating or tied to VSS - no functional impact. |
| VCC | Power Supply | 2.5–5.5 V supply; internal voltage detect (VPOR = 1.5 V) blocks writes below threshold. |
| ORG | Organization Select | Not present - 93LC46A devices have NC at pin 6; x8 organization is hardwired and immutable. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates need for external timing circuitry or software delay loops; 6 ms fixed cycle ensures predictable firmware flow. |
| Power-On/Off Data Protection | Hardware-level lockout below VPOR = 1.5 V prevents corruption during power ramp-up/down sequences. |
| Ready/Busy Status via DO | Enables polling-based firmware design instead of fixed delays; reduces worst-case latency vs. timeout-based approaches. |
| Automatic ERAL before WRAL | Guarantees clean memory state prior to full-array write; removes requirement for separate ERAL command in initialization routines. |
| 128 × 8-bit Fixed Organization | Simplifies address decoding and buffer management in host MCU; eliminates ORG pin routing and level-setting complexity. |
Applications
| Motor Control Configuration Storage | Industrial Sensor Calibration Data |
|---|---|
Use Scenario: Storing motor pole count, commutation offset, and current limit settings in BLDC motor drives. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during boot; read once at startup; write only during field calibration. Use Value: Enables field-upgradable motor parameters without firmware reflash; retains settings across power cycles and brown-outs. | Use Scenario: Holding factory-trimmed gain/offset coefficients for analog sensor front-ends in process monitoring systems. IC Role / Device Role / Timing Role: Calibration data repository; accessed during ADC initialization; written once during production test. Use Value: Compensates for sensor unit-to-unit variation; eliminates need for external trim pots or MCU-based lookup tables. |
| Embedded System Bootloader Parameters | Medical Device Usage Logs |
Use Scenario: Storing bootloader jump address, firmware version flag, and secure boot enable/disable state in diagnostic equipment. IC Role / Device Role / Timing Role: Critical boot-time configuration store; read early in reset sequence; write only during firmware update. Use Value: Supports dual-bank firmware updates and recovery modes; survives MCU resets and power interruptions during update. | Use Scenario: Recording timestamped usage events (e.g., actuation count, error codes) in portable infusion pumps. IC Role / Device Role / Timing Role: Event log buffer; written incrementally during operation; read by service tools via UART/USB. Use Value: Provides traceable maintenance history; meets IEC 62304 data retention requirements for Class II medical devices. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B/SN | 128 × 16-bit organization; same VCC range, temp grade, and package; requires 16-bit host interface. | Used where wider data bus reduces transaction count (e.g., storing 16-bit ADC results); incompatible with 8-bit-only hosts. | Select only if host MCU supports native 16-bit Microwire transfers and memory layout benefits outweigh pin compatibility loss. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 Kbit (128 × 8), 1.8–5.5 V, same endurance/retention; no Ready/Busy pin - relies on WIP polling. | Requires SPI peripheral instead of custom Microwire bit-banging; lacks DO-based status signal - increases CPU load during writes. | Choose when SPI is already used elsewhere in design and firmware overhead for status polling is acceptable. |
Compared with 93LC46B/SN and AT25010B-MAHL-T, the 93LC46AT/SN offers deterministic 3-wire Microwire timing with hardware Ready/Busy signaling - reducing MCU intervention during writes and simplifying integration in resource-constrained 8-bit controllers.
Availability
93LC46AT/SN is available at Aetrix Electronics and suitable for motor control configuration storage, industrial sensor calibration data, and embedded system bootloader parameters requiring stable component supply across extended production lifecycles.
Supply support for 93LC46AT/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, FPGA, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46A series belongs to Microchip's legacy Microwire EEPROM product line, designed specifically for cost-sensitive, low-power embedded systems needing simple, robust nonvolatile storage without complex protocol stacks.
FAQ
What is the memory organization of the 93LC46AT/SN?
The 93LC46AT/SN has a fixed 128 × 8-bit (1 Kbit) organization. It is an 'A' variant - meaning no ORG pin is implemented, and word size cannot be changed. Pin 6 is NC, and the device always operates in x8 mode, accepting 7-bit addresses and 8-bit data words. This is confirmed in the Device Selection Table and Pin Function Table of DS20001749K.
Does the 93LC46AT/SN support automotive temperature range?
No, the 93LC46AT/SN is rated only for Industrial temperature range (−40°C to +85°C). The 'E' (automotive) grade is available only for 93LC46B and 93LC46C variants - not for the 93LC46A family. This is explicitly stated in the Device Selection Table under "Temp Ranges" for part number 93LC46A.
What is the maximum clock frequency supported by the 93LC46AT/SN?
The 93LC46AT/SN supports up to 3 MHz clock frequency (FCLK) when VCC is 4.5 V to 5.5 V, and 2 MHz when VCC is 2.5 V to 4.5 V. These values are specified in Table 1-2 (AC Characteristics) of DS20001749K and apply across the full Industrial temperature range.
How does the Ready/Busy status work on the 93LC46AT/SN?
The 93LC46AT/SN signals Ready/Busy status on the DO pin: DO = low indicates an erase or write operation is in progress; DO = high indicates completion. To poll status, CS must first be brought low for ≥250 ns (TCSL), then driven high - DO becomes valid within TSV (≤500 ns). This behavior is defined in Sections 2.4–2.9 and Figure 2-1 of DS20001749K.
Is an external pull-up resistor required on the CS pin of the 93LC46AT/SN?
Yes - Microchip recommends a 10 kΩ external pull-down resistor on the CS pin for added protection against spurious writes during power-up or noise events (Section 2.3, DS20001749K). While not strictly mandatory for basic functionality, omission increases risk of unintended instruction execution due to floating CS during reset or EMI exposure.
93LC46AT/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC46AT/SN FAQ
1.How can I place an order for 93LC46AT/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46AT/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46AT/SN reliable?
The price and inventory of 93LC46AT/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46AT/SN is usually 5 days.
3.What payment methods are accepted for 93LC46AT/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46AT/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46AT/SN?
93LC46AT/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46AT/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46AT/SN?
For technical support, including 93LC46AT/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46AT/SN requirements.
6.How does Aetrix verify that 93LC46AT/SN is sourced from the original manufacturer or authorized distributors?
All 93LC46AT/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46AT/SN meets industry standards.
7.What is the process for return or replacement of 93LC46AT/SN?
All 93LC46AT/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46AT/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46AT/SN part is unused and in its original packaging.
Return procedure for 93LC46AT/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46AT/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
