My Inquiry
My Account
Microchip Technology 93LC46AT/ST
- Part No.:
- 93LC46AT/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93LC46AT/ST.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,415
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46AT/ST from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5 V supply range, and industrial temperature grade (–40°C to +85°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, Ready/Busy status signaling via DO pin, and 1,000,000 endurance cycles - deployed in microcontroller boot configuration storage and sensor calibration data retention.
For engineers reviewing the 93LC46AT/ST datasheet, 93LC46AT/ST pinout, 93LC46AT/ST application, or 93LC46AT/ST equivalent, key selection criteria include its fixed 8-bit organization (no ORG pin), SOIC-8 (ST) or PDIP-8 (P) package compatibility, 3 MHz max clock frequency at VCC ≥ 4.5 V, power-on data protection, and sequential read capability for firmware parameter tables.
Technical Context
The 93LC46AT/ST implements a synchronous serial Microwire protocol with CS, CLK, and DI/DO lines. Its internal architecture includes an address decoder, mode decode logic, and output buffer, supporting instruction-based operations including READ (18 CLK cycles), WRITE (18 CLK cycles), ERASE (10 CLK cycles), ERAL (10 CLK cycles), and WRAL (18 CLK cycles).
All programming operations require prior execution of EWEN; the device powers up in EWDS state. Ready/Busy status is actively signaled on DO during erase/write - low = busy, high = ready - and requires CS reassertion after TCSL ≥ 250 ns to sample. No ORG pin is present, confirming fixed x8 organization per Device Selection Table.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit); supports single-byte or sequential reads without address retransmission. |
| VCC Range | 2.5 V to 5.5 V; enables direct interfacing with 3.3 V and 5 V microcontrollers without level shifting. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO); reduces PCB routing complexity vs. SPI/I²C. |
| Write Cycle Time | 6 ms typical (TWC); self-timed auto-erase-and-write eliminates external timing control overhead. |
| Endurance | 1,000,000 erase/write cycles; suitable for field-updatable calibration or counter applications. |
| Data Retention | 200 years at +25°C; ensures long-term reliability in unpowered storage of critical system parameters. |
| Temp Range | Industrial: –40°C to +85°C; validated for use in industrial controllers, metering, and automotive body modules. |
Pinout & Package
93LC46AT/ST is packaged in 8-lead SOIC (ST) with standard pinout and Pb-free Matte Tin finish. Pin 1 is CS, Pin 2 is CLK, Pin 3 is DI, Pin 4 is DO, Pin 5 is VSS, Pin 6 is NC (no internal connection), Pin 7 is NC, and Pin 8 is VCC. The ORG pin is absent - confirming fixed 8-bit organization per datasheet Device Selection Table.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby mode. |
| CLK (Pin 2) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence. |
| DI (Pin 3) | Data Input | Receives Start bit, opcode, address, and write data; shares net with DO only with series resistor to prevent bus conflict. |
| DO (Pin 4) | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS is low or during non-read states. |
| VSS (Pin 5) | Ground | Reference for all I/O and internal logic; must be low-impedance connection to minimize noise coupling. |
| NC (Pin 6 & 7) | No Internal Connection | Unbonded pins; must be left floating or tied to VSS/VCC per layout best practice - no functional role. |
| VCC (Pin 8) | Power Supply | Supplies core logic and memory array; includes internal POR circuit triggering at ~1.5 V for data protection. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates need for external timing control - host MCU only monitors DO pin for completion. |
| Automatic ERAL before WRAL | Guarantees full-array readiness before bulk write; prevents partial writes due to residual erased bits. |
| Power-On/Off Data Protection | Internal voltage detector disables writes below 1.5 V, preventing corruption during brown-out conditions. |
| Sequential Read Function | Enables continuous byte streaming from consecutive addresses with single READ command initiation. |
| Industry Standard 3-Wire I/O | Reduces GPIO count vs. parallel or 4-wire interfaces - ideal for space-constrained embedded designs. |
Applications
| Microcontroller Boot Configuration | Sensor Calibration Storage |
|---|---|
Use Scenario: Storing bootloader configuration flags, UART baud rate presets, and default I/O pin states for rapid system initialization. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed early in power-up sequence via Microwire interface. Use Value: Enables deterministic startup behavior across power cycles without requiring host CPU firmware rewrite. |
Use Scenario: Retaining factory-trimmed offset/gain coefficients for analog sensors (e.g., pressure, temperature) in industrial transmitters. IC Role / Device Role / Timing Role: Write-once-during-calibration, read-frequently storage element with guaranteed 200-year data integrity. Use Value: Eliminates recalibration labor and maintains measurement accuracy over product lifetime. |
| Smart Meter Firmware Parameters | Automotive Body Control Module Settings |
Use Scenario: Holding tariff schedules, pulse constants, and communication protocol settings in utility smart meters operating in harsh environments. IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfaced to metering SoC via 3-wire bus; accessed during firmware update verification. Use Value: Supports remote firmware updates while preserving region-specific operational parameters across resets. |
Use Scenario: Storing user-configurable lighting delay times, window auto-up/down thresholds, and seat position memories in BCMs. IC Role / Device Role / Timing Role: Low-power serial EEPROM powered from always-on battery rail; retains settings during ignition-off periods. Use Value: Delivers personalized vehicle behavior without draining battery - standby current < 5 µA at I-temp. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B/ST | 64 × 16-bit organization; same VCC range, pinout, and timing - but requires 16-bit data framing. | Used where host MCU natively handles 16-bit words; incompatible with 8-bit-only firmware drivers. | Select only if system architecture mandates 16-bit word access and software supports dual-byte addressing. |
| AT25010B-SSHL-T | SPI interface (4-wire), 1 Kbit (128 × 8), 1.8–5.5 V, 20 MHz max clock; no Ready/Busy pin - relies on WIP polling. | Requires additional chip select line and different command set; lacks dedicated status signaling for real-time monitoring. | Choose when higher throughput is needed and host has spare GPIO; avoid if DO-driven status polling is required. |
Compared with 93LC46B/ST, the 93LC46AT/ST offers native 8-bit compatibility and identical pinout - simplifying firmware reuse. Against AT25010B-SSHL-T, it provides deterministic status feedback via DO but trades off maximum clock speed and interface flexibility.
Availability
93LC46AT/ST is available at Aetrix Electronics and suitable for microcontroller boot configuration, sensor calibration storage, and smart meter firmware parameter retention requiring stable component supply across extended production lifecycles.
Supply support for 93LC46AT/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46AT/ST belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power embedded systems requiring reliable nonvolatile storage with minimal interface overhead.
FAQ
What is the memory organization of the 93LC46AT/ST?
The 93LC46AT/ST is a fixed 128 × 8-bit (1 Kbit) device with no ORG pin - confirming dedicated x8 organization per the Device Selection Table. Unlike C-versions, it does not support runtime word-size switching, simplifying driver implementation and eliminating external ORG biasing requirements.
Does the 93LC46AT/ST support sequential read operation?
Yes, the 93LC46AT/ST supports sequential read: after issuing a READ command with an initial address, holding CS high causes automatic address increment and continuous data output on DO. This enables efficient bulk parameter retrieval without repeated instruction overhead - confirmed in Section 2.7 of DS20001749K.
What is the minimum VCC required for reliable write operation of the 93LC46AT/ST?
The 93LC46AT/ST requires VCC ≥ 2.5 V for all operations, but ERAL and WRAL commands mandate VCC ≥ 4.5 V per Section 2.5 and 2.9. Below 2.5 V, internal power-on reset disables writes entirely; the device remains in EWDS state until valid supply is restored.
How is Ready/Busy status monitored on the 93LC46AT/ST?
Ready/Busy status is signaled on the DO pin: logical low indicates ongoing erase/write, high indicates completion. To sample, CS must be brought high for ≥250 ns after TCSL, then DO sampled on CLK rising edges - as defined in Figures 2-1, 2-7, and Section 3.4 of DS20001749K.
Is the 93LC46AT/ST RoHS compliant and Pb-free?
Yes, the 93LC46AT/ST is RoHS compliant and features a Pb-free Matte Tin (Sn) finish per Microchip's packaging specification. All listed packages - including SOIC-8 (ST) - meet JEDEC J-STD-020 moisture sensitivity and lead-free soldering requirements.
93LC46AT/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93LC46AT/ST FAQ
1.How can I place an order for 93LC46AT/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46AT/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46AT/ST reliable?
The price and inventory of 93LC46AT/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46AT/ST is usually 5 days.
3.What payment methods are accepted for 93LC46AT/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46AT/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46AT/ST?
93LC46AT/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46AT/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46AT/ST?
For technical support, including 93LC46AT/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46AT/ST requirements.
6.How does Aetrix verify that 93LC46AT/ST is sourced from the original manufacturer or authorized distributors?
All 93LC46AT/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46AT/ST meets industry standards.
7.What is the process for return or replacement of 93LC46AT/ST?
All 93LC46AT/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46AT/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46AT/ST part is unused and in its original packaging.
Return procedure for 93LC46AT/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46AT/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
