My Inquiry
My Account
Microchip Technology 93LC46B-E/P
- Part No.:
- 93LC46B-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93LC46B-E/P.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,115
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46B-E/P from Microchip Technology Inc. is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5V supply range, and industrial/automotive temperature support (−40°C to +125°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, Ready/Busy status signaling via DO pin, and 1,000,000 endurance cycles - used for configuration storage in automotive body control modules.
For engineers reviewing the 93LC46B-E/P datasheet, 93LC46B-E/P pinout, 93LC46B-E/P application, or 93LC46B-E/P equivalent, key selection considerations include its fixed 16-bit organization (no ORG pin), Pb-free PDIP-8 package, automotive-grade qualification, and compatibility with legacy Microwire controllers requiring deterministic timing and hardware data protection.
Technical Context
This device implements a synchronous serial interface with CS, CLK, and DI/DO pins, supporting READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions. Its internal architecture includes an address decoder, mode decode logic, and output buffer, with all programming operations gated by Erase/Write Enable (EWEN) state.
It operates in Standby mode when CS is low, enters active mode on CS high, and uses rising-edge clocking for instruction/address/data transfer. Ready/Busy status is actively driven on DO during erase/write cycles only when CS is reasserted after ≥250 ns low time (TCSL), and returns to High-Z on CS falling edge.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (64 words × 16 bits) - fixed x16 organization; no ORG pin; requires 6-bit address field. |
| VCC Range | 2.5 V to 5.5 V - supports wide-input industrial and automotive power rails; POR threshold at 1.5 V. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - no separate ORG pin; no software-configurable word size. |
| Timing (FCLK) | Up to 2 MHz at VCC = 2.5 V - defines maximum command throughput; TCKH/TCKL minima scale with voltage. |
| Endurance | 1,000,000 erase/write cycles - validated at 25°C, VCC = 5.0 V; enables long-term field calibration storage. |
| Data Retention | 200 years at 25°C - ensures nonvolatile integrity over full product lifecycle without refresh. |
| Temp Range | −40°C to +125°C (Automotive E-grade) - qualified for under-hood and chassis-mounted applications. |
Pinout & Package
93LC46B-E/P is supplied in an 8-lead PDIP (Plastic Dual In-line Package) with 0.3-inch body width and Pb-free Matte Tin (Sn) finish. Pin 1 is marked by laser dot; pin 1 ID corner is bottom-left when viewed top-side with notch up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between commands; initiates self-timed write on falling edge (93LC). |
| 2 (CLK) | Serial Clock | Rising-edge synchronized I/O; clock can pause mid-transfer; no clocks required during auto-erase/write cycle. |
| 3 (DI) | Data Input | Accepts Start bit, opcode, address, and data; tied high with pull-up for Start detection; not shared with DO in standard use. |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge; requires CS reassertion to sample status. |
| 5 (VSS) | Ground | Reference for all I/O and internal logic; must be connected directly to system ground plane. |
| 6 (NC) | No Connect | Internally unconnected; must be left floating or tied to VSS per layout best practice; no routing required. |
| 7 (NC) | No Connect | Same as Pin 6; dual NC pins confirm absence of ORG function in 'B' variant. |
| 8 (VCC) | Power Supply | 2.5–5.5 V input; includes internal POR circuitry (trip point 1.5 V); decoupling capacitor required within 1 cm. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing control; TWC = 6 ms max (93LC), enabling deterministic firmware wait loops. |
| Automatic ERAL before WRAL | Guarantees clean memory state prior to bulk write; removes need for explicit ERAL command in initialization sequences. |
| Power-on/off data protection | Hardware POR blocks writes below 1.5 V; prevents corruption during brown-out or hot-swap events. |
| Erase/Write Enable (EWEN/EWDS) | Stateful lock mechanism - powers up in EWDS; requires explicit EWEN before any program operation. |
| Ready/Busy status on DO | Enables polling-based flow control without interrupt lines; avoids fixed delays and improves system responsiveness. |
Applications
| Automotive Body Control Unit | Industrial PLC Configuration Storage |
|---|---|
Use Scenario: Storing seat position presets, mirror angles, and lighting profiles in vehicle door modules. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed infrequently via microcontroller SPI-like Microwire interface. Use Value: 200-year data retention and −40°C to +125°C operation ensure settings persist across vehicle lifetime without battery backup. |
Use Scenario: Holding I/O mapping tables, calibration coefficients, and firmware update flags in modular PLC backplanes. IC Role / Device Role / Timing Role: Serial configuration memory interfaced to ARM Cortex-M host via GPIO-banged Microwire protocol. Use Value: 1M endurance allows daily recalibration logging over 2,700+ days; EWEN/EWDS prevents accidental overwrite during runtime. |
| Medical Infusion Pump Settings | Smart Energy Meter Calibration Data |
Use Scenario: Retaining drug library parameters, dose limits, and user audit trails in Class II medical devices. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage element with hardware write protection enabled at boot. Use Value: RoHS-compliant Pb-free PDIP package meets medical regulatory requirements; POR and EWDS prevent data corruption during power cycling. |
Use Scenario: Storing meter-specific CT/PT ratios, tariff schedules, and firmware revision history in ANSI C12.22-compliant meters. IC Role / Device Role / Timing Role: Low-power serial EEPROM accessed during meter startup and periodic maintenance windows. Use Value: 2.5 V minimum VCC enables direct connection to 3.3 V rail; 6 ms write time fits within 10 ms watchdog window. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/P | Same 64×16-bit organization and PDIP-8 package, but rated for −40°C to +85°C (Industrial grade only). | Lacks automotive temperature qualification; unsuitable for under-hood or chassis-mounted deployments. | Select 93LC46B-I/P only for cost-sensitive industrial control where ambient temperature stays ≤85°C. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 Kbit (128×8), 1.8–5.5 V, SOIC-8; no Ready/Busy pin; uses Write Enable (WREN) instead of EWEN/EWDS. | Different command set and timing model; requires SPI master support; lacks hardware status polling capability. | Choose AT25010B-MAHL-T only if migrating to SPI infrastructure and accepting loss of deterministic status feedback. |
Compared with 93LC46B-I/P, the 93LC46B-E/P adds automotive-grade thermal reliability and extended data retention assurance; compared with AT25010B-MAHL-T, it retains Microwire compatibility and hardware-ready signaling critical for legacy controller integration.
Availability
93LC46B-E/P is available at Aetrix Electronics and suitable for automotive electronics, industrial programmable logic controllers, and medical device manufacturing requiring stable component supply with full traceability and long-term lifecycle support.
Supply support for 93LC46B-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46B-E/P belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power, nonvolatile storage in automotive and industrial systems requiring proven reliability and Microwire protocol compatibility.
FAQ
What is the memory organization of the 93LC46B-E/P?
The 93LC46B-E/P has a fixed 64 × 16-bit (1Kbit) organization. Unlike 'C' variants, it lacks an ORG pin and is hardwired for 16-bit word access - requiring 6-bit addresses and delivering 16-bit data per READ/WRITE cycle. This eliminates configuration ambiguity and simplifies firmware driver development.
Does the 93LC46B-E/P require an external pull-up resistor on the DO pin?
No - the 93LC46B-E/P drives DO actively during READ and Ready/Busy polling; no external pull-up is needed. However, a 10 kΩ pull-down on CS is recommended per Microchip's application guidance to prevent spurious activation during power-up or noise events affecting the 93LC46B-E/P.
How does the 93LC46B-E/P protect against inadvertent writes during power transitions?
The 93LC46B-E/P incorporates dual hardware safeguards: (1) Power-On Reset circuitry that inhibits all operations below 1.5 V, and (2) Erase/Write Disable (EWDS) state at power-up, requiring explicit EWEN command before any ERASE or WRITE. Both mechanisms operate independently of firmware, ensuring robust 93LC46B-E/P data integrity.
What is the maximum clock frequency supported by the 93LC46B-E/P at 3.3 V?
At VCC = 3.3 V, the 93LC46B-E/P supports up to 2 MHz clock frequency (FCLK), as specified in Table 1-2 for the 2.5 V ≤ VCC < 4.5 V range. This allows reliable communication with common 3.3 V microcontrollers without timing margin concerns, provided TCKH ≥ 250 ns and TCKL ≥ 200 ns are met.
Can the 93LC46B-E/P be used in place of the 93LC46A-E/P in an existing design?
No - the 93LC46B-E/P (64×16) and 93LC46A-E/P (128×8) differ in memory organization, address depth, and data width. Firmware must be modified to handle 16-bit reads/writes and 6-bit addressing instead of 8-bit and 7-bit. The 93LC46B-E/P is not a drop-in replacement for the 93LC46A-E/P without hardware and software validation.
93LC46B-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93LC46B-E/P FAQ
1.How can I place an order for 93LC46B-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46B-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46B-E/P reliable?
The price and inventory of 93LC46B-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46B-E/P is usually 5 days.
3.What payment methods are accepted for 93LC46B-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46B-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46B-E/P?
93LC46B-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46B-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46B-E/P?
For technical support, including 93LC46B-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46B-E/P requirements.
6.How does Aetrix verify that 93LC46B-E/P is sourced from the original manufacturer or authorized distributors?
All 93LC46B-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46B-E/P meets industry standards.
7.What is the process for return or replacement of 93LC46B-E/P?
All 93LC46B-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46B-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46B-E/P part is unused and in its original packaging.
Return procedure for 93LC46B-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46B-E/P Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
