My Inquiry
My Account
Microchip Technology 93LC46B-E/ST
- Part No.:
- 93LC46B-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93LC46B-E/ST.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:2,390
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46B-E/ST from Microchip Technology Inc. is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5V to 5.5V, supporting Industrial and Automotive temperature ranges (−40°C to +125°C), and housed in an 8-lead SOIC package (ST). It delivers self-timed erase/write cycles, automatic ERAL/WRAL support, and 1,000,000 endurance cycles for embedded configuration storage in automotive control modules.
For engineers reviewing the 93LC46B-E/ST datasheet, 93LC46B-E/ST pinout, 93LC46B-E/ST application, or 93LC46B-E/ST equivalent, key selection considerations include its fixed 16-bit word organization (no ORG pin), automotive-grade reliability, 6 ms program cycle time, Ready/Busy status signaling via DO, and compatibility with legacy Microwire host controllers requiring deterministic timing and nonvolatile parameter retention.
Technical Context
The 93LC46B-E/ST implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins - no ORG pin present (dedicated x16 mode). All instructions (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS) are initiated by a Start bit followed by opcode, address, and data bits clocked on CLK rising edges.
It features hardware-based power-on/off data protection, automatic erase-before-write, and a dedicated Ready/Busy status output on DO during programming - verified by polling after CS high assertion following ≥250 ns CS low time (TCSL). Endurance and retention are specified at 1M cycles and >200 years respectively under rated conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (64 words × 16 bits) - fixed x16 organization; no ORG pin; supports compact 16-bit configuration storage without external word-width logic. |
| VCC Range | 2.5V to 5.5V - enables direct interfacing with 3.3V and 5V microcontrollers without level-shifting in automotive and industrial systems. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - requires only three MCU GPIOs; no I²C pull-ups or SPI SS complexity. |
| Write Cycle Time | 6 ms typical (TWC) - deterministic self-timed erase+write; eliminates need for software timeout tuning in safety-critical firmware. |
| Endurance | 1,000,000 erase/write cycles - sufficient for frequent calibration updates or runtime parameter logging in automotive ECUs. |
| Data Retention | >200 years at +25°C - ensures long-term integrity of factory-trimmed coefficients and security keys across product lifetime. |
| Temp Range | −40°C to +125°C (Automotive E grade) - qualified for under-hood and transmission control unit deployment. |
| Package | 8-lead SOIC (ST) - industry-standard footprint; RoHS-compliant matte tin finish; compatible with automated SMT assembly. |
Pinout & Package
8-lead SOIC (ST) package with standard pinout: Pin 1 = CS, Pin 2 = CLK, Pin 3 = DI, Pin 4 = DO, Pin 5 = VSS, Pin 6 = NC (no internal connection), Pin 7 = NC, Pin 8 = VCC. No ORG pin - device is permanently configured for 16-bit word access.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select | Active-high enable; must be held low ≥250 ns between commands (TCSL); deselects device into standby (ICCS ≤ 5 µA). |
| CLK (Pin 2) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence without corruption. |
| DI (Pin 3) | Data Input | Accepts Start bit, instruction opcodes, addresses, and write data; shares no internal path with DO (no bus conflict in x16 mode). |
| DO (Pin 4) | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS low or during non-read operations. |
| VSS (Pin 5) | Ground | Reference return for all signals; must be low-impedance; ties to system ground plane. |
| NC (Pin 6, 7) | No Connection | Internally unconnected; may be left floating or tied to VSS per layout best practice; no functional role. |
| VCC (Pin 8) | Power Supply | 2.5–5.5V supply; includes on-chip POR detection (VPOR = 1.5V typ); powers internal logic and memory array. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates external timing control - firmware waits only for DO high or polls status; reduces CPU overhead and interrupt latency. |
| Automatic ERAL before WRAL | Ensures full-array write success without separate erase command - simplifies firmware for factory reset or firmware update rollback. |
| Power-On/Off Data Protection | Hardware lockout below VCC = 1.5V prevents partial writes during brown-out or hot-plug events - critical for automotive power sequencing. |
| Ready/Busy Status on DO | Enables real-time polling without additional pins or interrupts - supports deterministic timing in ASIL-B software stacks. |
| 1,000,000 Endurance Cycles | Supports daily calibration updates over 27 years at 100 cycles/day - exceeds OEM requirements for engine control and ADAS modules. |
| RoHS-Compliant Matte Tin Finish | Meets automotive ELV directive and JEDEC J-STD-020 reflow profiles - ensures solderability and long-term intermetallic stability. |
Applications
| Engine Control Unit (ECU) Trim Storage | Body Control Module (BCM) Configuration |
|---|---|
Use Scenario: Storing fuel injection timing trims, sensor offset corrections, and adaptive learning values updated during vehicle operation. IC Role / Device Role / Timing Role: Nonvolatile configuration register bank accessed via Microwire during boot and runtime calibration routines. Use Value: Enables field-updatable calibration without external FRAM or flash; 16-bit word size matches ECU register map alignment. | Use Scenario: Holding door lock logic states, lighting profiles, and seat position presets across ignition cycles. IC Role / Device Role / Timing Role: Persistent parameter store interfaced to 8-bit MCU with limited GPIO; accessed during power-up initialization. Use Value: Eliminates battery-backed RAM; 2.5V min VCC allows operation during cranking (≥6.5V battery dip). |
| Transmission Control Unit (TCU) Fault Logs | Advanced Driver Assistance System (ADAS) Sensor Calibration |
Use Scenario: Recording gear shift error codes, solenoid test results, and thermal history for diagnostic retrieval via OBD-II. IC Role / Device Role / Timing Role: Event-triggered write buffer with guaranteed atomicity; WRAL used for full log reset after service. Use Value: 6 ms write time enables logging within 10 ms interrupt latency budgets; automotive temp grade ensures reliability at 125°C under hood. | Use Scenario: Storing camera lens distortion coefficients and radar beam alignment offsets calibrated at end-of-line test. IC Role / Device Role / Timing Role: Factory-programmed one-time or infrequent update storage; accessed during sensor initialization sequence. Use Value: >200-year data retention guarantees coefficient validity over vehicle lifetime; 16-bit format matches DSP register width. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/ST | Same 64×16-bit organization and SOIC-8 package, but rated for −40°C to +85°C (Industrial grade only). | Lacks automotive temperature qualification; unsuitable for under-hood or transmission environments. | Select only for cost-sensitive consumer or industrial control where ambient temperature remains ≤85°C. |
| AT25010B-SSHL-T | 1 Kbit SPI EEPROM (128×8), 2.5–5.5V, SOIC-8, but uses SPI interface (4-wire) and lacks WRAL/ERAL commands. | Requires different driver stack; no auto-erase-all functionality; lower write endurance (100K cycles). | Choose only if existing design uses SPI peripherals and firmware cannot accommodate Microwire timing or instruction set. |
Compared with 93LC46B-I/ST, the 93LC46B-E/ST adds automotive-grade thermal robustness and extended lifecycle validation; compared with AT25010B-SSHL-T, it provides deterministic Microwire timing, higher endurance, and integrated ERAL/WRAL - making it optimal for safety-critical automotive firmware storage.
Availability
93LC46B-E/ST is available at Aetrix Electronics and suitable for automotive control units, industrial PLCs, and medical diagnostics equipment requiring stable component supply, long-term lifecycle assurance, and AEC-Q200-aligned reliability.
Supply support for 93LC46B-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, serving automotive, industrial, and consumer markets globally.
The 93LC46 series belongs to Microchip's legacy Microwire EEPROM product line, designed specifically for cost-effective, low-pin-count nonvolatile storage in resource-constrained embedded systems requiring deterministic timing and high reliability.
FAQ
What is the memory organization of the 93LC46B-E/ST?
The 93LC46B-E/ST has a fixed 64-word × 16-bit (1 Kbit) organization. It does not include an ORG pin - unlike 'C' variants - so word size is permanently set to 16 bits. This eliminates external configuration logic and simplifies interface design for systems requiring native 16-bit parameter storage, such as automotive ECU trim tables. The 93LC46B-E/ST supports sequential read and single-word write operations aligned to this x16 structure.
Does the 93LC46B-E/ST require an external pull-up resistor on the DO pin?
No, the 93LC46B-E/ST does not require an external pull-up on DO. The DO pin actively drives high or low during READ or Ready/Busy status reporting and enters High-Z when inactive (e.g., during WRITE setup or when CS is low). Pull-ups are unnecessary and may interfere with status polling accuracy. The 93LC46B-E/ST datasheet confirms DO is a true tri-state output with defined VOH/VOL specifications under load.
What is the minimum VCC required for reliable operation of the 93LC46B-E/ST?
The 93LC46B-E/ST requires a minimum VCC of 2.5V for full specification compliance across its rated temperature range (−40°C to +125°C). Below 2.5V, internal voltage detection (VPOR ≈ 1.5V) disables all write operations to prevent data corruption, but read functionality may become unreliable. Operation at 2.5V is validated for all AC/DC parameters including 6 ms TWC and 3 MHz FCLK - critical for automotive cranking scenarios.
Can the 93LC46B-E/ST be used as a drop-in replacement for the 93LC46B-I/ST?
The 93LC46B-E/ST is pin-compatible and functionally identical to the 93LC46B-I/ST, differing only in temperature grade (E = −40°C to +125°C vs. I = −40°C to +85°C) and qualification testing. No PCB or firmware changes are needed for migration - all electrical, timing, and instruction-set behavior is identical. However, the 93LC46B-E/ST undergoes additional automotive stress screening per AEC-Q200, making it suitable for under-hood deployment where the 93LC46B-I/ST is not rated.
How does the 93LC46B-E/ST handle power loss during a write cycle?
The 93LC46B-E/ST incorporates hardware power-loss protection: if VCC drops below ~1.5V (VPOR threshold) during an erase or write cycle, the device aborts the operation and retains the pre-write data state. No partial writes occur. This behavior is guaranteed by on-chip circuitry - not firmware - and applies across the full automotive temperature range. The 93LC46B-E/ST must be re-enabled via EWEN after power restoration before subsequent writes.
93LC46B-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93LC46B-E/ST FAQ
1.How can I place an order for 93LC46B-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46B-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46B-E/ST reliable?
The price and inventory of 93LC46B-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46B-E/ST is usually 5 days.
3.What payment methods are accepted for 93LC46B-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46B-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46B-E/ST?
93LC46B-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46B-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46B-E/ST?
For technical support, including 93LC46B-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46B-E/ST requirements.
6.How does Aetrix verify that 93LC46B-E/ST is sourced from the original manufacturer or authorized distributors?
All 93LC46B-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46B-E/ST meets industry standards.
7.What is the process for return or replacement of 93LC46B-E/ST?
All 93LC46B-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46B-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46B-E/ST part is unused and in its original packaging.
Return procedure for 93LC46B-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46B-E/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
