Microchip Technology 93LC46B/P
- Part No.:
- 93LC46B/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93LC46B/P.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:1,480
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46B/P from Microchip Technology Inc. is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5 V supply range, and industrial temperature support (–40°C to +85°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling via DO pin. Used for nonvolatile parameter storage in microcontroller-based embedded systems requiring reliable, low-power memory.
For engineers reviewing the 93LC46B/P datasheet, 93LC46B/P pinout, 93LC46B/P application, or 93LC46B/P equivalent, key selection considerations include its fixed 16-bit organization (no ORG pin), PDIP-8 package compatibility, 3 MHz max clock frequency at 4.5–5.5 V, 6 ms typical write cycle time, and RoHS-compliant matte tin finish.
Technical Context
The 93LC46B/P implements a synchronous serial Microwire protocol with CS, CLK, and DI/DO lines - no ORG pin required, as it is permanently configured for 16-bit word access. All instructions (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS) are initiated by a Start bit followed by opcode, address, and data bits clocked on CLK rising edges.
It uses CMOS EEPROM technology with auto-erase-before-write architecture, enabling single-cycle programming without external erase commands. The DO pin serves dual function: serial data output during READ and Ready/Busy status indicator during erase/write operations, with high-Z state when inactive or deselected.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (64 words × 16 bits) - supports compact configuration storage without external word-width logic |
| Supply Voltage | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V microcontroller I/O domains |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - minimal GPIO usage, no additional level-shifting needed |
| Write Cycle Time | 6 ms typical (TWC) - enables deterministic firmware timing for non-blocking status polling |
| Data Retention | 200 years - ensures long-term reliability in unpowered storage applications |
| Endurance | 1,000,000 erase/write cycles - suitable for frequent calibration or logging use cases |
| Operating Temp | –40°C to +85°C (Industrial grade) - validated for deployment in industrial control and automotive cabin modules |
Pinout & Package
93LC46B/P is supplied in an 8-lead plastic dual in-line package (PDIP), with lead finish matte tin (Pb-free). Pin 1 is marked by laser dot or notch; pin 1 ID orientation follows JEDEC standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby mode |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-transfer |
| 3 (DI) | Data Input | Accepts Start bit, opcodes, addresses, and write data; tied high with pull-up for Start detection |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters high-Z when CS low or not reading |
| 5 (VSS) | Ground | Reference return path for all signals; must be low-impedance connection to system ground plane |
| 6 (NC) | No Connect | Internally unconnected; must be left floating or tied to VSS per layout best practice |
| 7 (NC) | No Connect | Internally unconnected; same handling as Pin 6; no routing or loading recommended |
| 8 (VCC) | Power Supply | 2.5–5.5 V input; requires local 0.1 µF ceramic decoupling capacitor placed near pin |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control or firmware delays - internal cycle completes autonomously |
| Automatic ERAL before WRAL | Guarantees full-array readiness prior to bulk write, preventing partial writes or data corruption |
| Power-on/off data protection | Hardware-level lockout below 1.5 V VCC threshold prevents inadvertent writes during brown-out conditions |
| Ready/Busy status on DO | Enables efficient polling without dedicated status lines - reduces pin count and simplifies host driver logic |
| RoHS-compliant matte tin finish | Meets global environmental compliance requirements and supports lead-free reflow soldering processes |
Applications
| Smart Meter Calibration Storage | Industrial PLC Configuration Memory |
|---|---|
Use Scenario: Storing meter-specific calibration coefficients, tariff tables, and firmware version metadata across power cycles. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed infrequently but requiring guaranteed retention over 10+ years. Use Value: 200-year data retention and 1M endurance ensure field-deployed meters retain accuracy without replacement. |
Use Scenario: Holding user-defined I/O mapping, PID loop parameters, and alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Serial configuration store interfaced directly to MCU SPI/Microwire peripheral with minimal GPIO overhead. Use Value: Fixed 16-bit organization aligns with common PLC register widths, eliminating software bit-packing overhead. |
| Automotive Body Control Module (BCM) | Medical Device Usage Log |
Use Scenario: Recording seat position presets, mirror angles, and lighting profiles in automotive BCMs operating across –40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-grade EEPROM providing robust storage under thermal cycling and EMI-rich vehicle environments. Use Value: Validated industrial temperature range and 2.5 V minimum VCC support enable direct integration with 3.3 V BCM power rails. |
Use Scenario: Logging device activation timestamps, error codes, and sensor calibration history in Class II medical equipment. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage with hardware write-protection (EWEN/EWDS) and status feedback for audit compliance. Use Value: Ready/Busy polling and automatic erase-before-write prevent log corruption during unexpected power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B/SN | Same 64×16-bit organization and electrical specs, but in SOIC-8 package (smaller footprint, surface-mount) | Preferred for space-constrained PCBs where through-hole PDIP is impractical | Select 93LC46B/SN for automated SMT assembly; verify thermal pad grounding if using MSOP variant |
| AT25010B-PU | 1 Kbit SPI EEPROM (128×8), 1.8–5.5 V, 20 MHz SPI interface, no Ready/Busy pin - uses status register polling | Requires SPI master support instead of Microwire; lacks dedicated DO-status signaling | Choose only if existing design already uses SPI peripherals and can accommodate status register reads |
Compared with 93LC46B/SN, the 93LC46B/P offers identical functionality in through-hole form for prototyping and legacy board upgrades; versus AT25010B-PU, it retains Microwire compatibility and hardware-ready signaling but trades higher clock speed for simpler timing constraints.
Availability
93LC46B/P is available at Aetrix Electronics and suitable for smart meter calibration storage, industrial PLC configuration memory, and automotive body control module applications requiring stable component supply, long-lifecycle assurance, and RoHS-compliant through-hole packaging.
Supply support for 93LC46B/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46B/P belongs to Microchip's legacy 93XX serial EEPROM product line, designed specifically for cost-sensitive, low-power embedded systems requiring simple, reliable nonvolatile storage with minimal pin count and firmware overhead.
FAQ
What is the memory organization of the 93LC46B/P?
The 93LC46B/P has a fixed 64-word × 16-bit (1 Kbit) organization. Unlike 'C' variants, it does not feature an ORG pin - the 16-bit word width is hardwired, eliminating external configuration logic and simplifying host interface design for systems requiring native 16-bit parameter storage.
Does the 93LC46B/P require an external pull-up resistor on the DO pin?
No - the 93LC46B/P drives DO actively during READ and Ready/Busy status reporting. However, a 10 kΩ pull-down on CS is recommended per Microchip's design guidance to prevent spurious start conditions during power-up or noise events, ensuring robust operation of the 93LC46B/P in electrically noisy environments.
What is the maximum clock frequency supported by the 93LC46B/P?
The 93LC46B/P supports up to 3 MHz clock frequency when VCC is 4.5 V to 5.5 V. At lower voltages (2.5–4.5 V), the maximum clock rate drops to 2 MHz. These limits are defined in Table 1-2 AC Characteristics and ensure reliable setup/hold timing for all instructions executed on the 93LC46B/P.
How does the 93LC46B/P handle power loss during a write operation?
The 93LC46B/P incorporates hardware-level power-loss protection: if VCC falls below ~1.5 V during erase/write, the internal circuitry halts the cycle and preserves existing data. No partial writes occur. This behavior is intrinsic to the 93LC46B/P's design and requires no external capacitors or firmware intervention.
Is the 93LC46B/P pin-compatible with other 93XX46 devices in PDIP-8 package?
Yes - the 93LC46B/P shares identical PDIP-8 pinout and signal definitions with all 93XX46A/B/C variants in the P package, including 93AA46B/P and 93C46B/P. However, voltage ranges and temperature grades differ: 93LC46B/P operates from 2.5–5.5 V and supports Industrial temp, while 93C46B/P requires 4.5–5.5 V.
93LC46B/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93LC46B/P FAQ
1.How can I place an order for 93LC46B/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46B/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46B/P reliable?
The price and inventory of 93LC46B/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46B/P is usually 5 days.
3.What payment methods are accepted for 93LC46B/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46B/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46B/P?
93LC46B/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46B/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46B/P?
For technical support, including 93LC46B/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46B/P requirements.
6.How does Aetrix verify that 93LC46B/P is sourced from the original manufacturer or authorized distributors?
All 93LC46B/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46B/P meets industry standards.
7.What is the process for return or replacement of 93LC46B/P?
All 93LC46B/P units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46B/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46B/P part is unused and in its original packaging.
Return procedure for 93LC46B/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46B/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

