Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 93LC46B/ST

Name: 93LC46B/ST
Brand: Microchip Technology
SKU: 93LC46B/ST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 93LC46B/ST

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: 93LC46B/ST.pdf

Description:: IC EEPROM 1KBIT MICROWIRE 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:4,554

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

93LC46B/ST from Microchip Technology Inc. is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5V V_CC operation, and industrial/automotive temperature support (−40°C to +125°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, Ready/Busy status signaling via DO, and 1,000,000 endurance cycles - deployed in microcontroller configuration storage and sensor calibration data retention.

For engineers reviewing the 93LC46B/ST datasheet, 93LC46B/ST pinout, 93LC46B/ST application, or 93LC46B/ST equivalent, key selection criteria include its fixed 16-bit word organization (no ORG pin), SOIC-8 package (ST), 3 MHz max clock frequency at V_CC ≥ 4.5V, 6 ms typical write cycle time, and compatibility with legacy Microwire host controllers requiring deterministic timing and nonvolatile parameter storage.

Technical Context

The 93LC46B/ST implements a synchronous serial Microwire interface with dedicated CS, CLK, DI, and DO lines - no ORG pin required, as it is hardwired for 16-bit x64 organization. All instructions (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS) are initiated by a Start bit followed by opcode and address/data on the rising edge of CLK.

It uses internal auto-erase-before-write logic and supports sequential read mode when CS remains high. Ready/Busy status is actively driven on DO during programming cycles and requires CS to be reasserted for polling - critical for real-time firmware update coordination without external timers.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	1 Kbit (64 words × 16 bits) - provides compact nonvolatile storage for MCU boot parameters or sensor trim values.
V_CC Range	2.5 V to 5.5 V - compatible with 3.3 V and 5 V systems without level-shifting.
Clock Frequency	Up to 3 MHz (at V_CC ≥ 4.5 V) - enables fast configuration loading in time-critical embedded boot sequences.
Write Cycle Time	6 ms typical (T_WC) - defines minimum delay between successive WRITE commands; impacts firmware update latency.
Endurance	1,000,000 erase/write cycles - supports frequent recalibration in industrial monitoring applications.
Data Retention	200 years at +25°C - ensures long-term reliability for unattended equipment deployments.
Temperature Range	−40°C to +125°C (Automotive E-grade) - qualified for under-hood and motor-control environments.

Pinout & Package

93LC46B/ST is supplied in an 8-lead SOIC package (ST suffix), Pb-free matte tin finish, with standard pinout matching industry Microwire EEPROMs.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-high enable; must be held low ≥250 ns between instructions; controls Standby entry and Ready/Busy polling window.
CLK	Serial Clock	Synchronizes all data transfers on rising edge; stoppable mid-sequence; no clock required during self-timed write.
DI	Data Input	Accepts Start bit, opcodes, addresses, and write data; must be stable before first CLK rising edge after CS high.
DO	Data Output / Status	Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge; requires CS reassertion to sample status.
V_SS	Ground	Reference for all I/O and internal logic; must be low-impedance connection to minimize noise coupling into serial interface.
NC	No Internal Connection	Pin 7 in SOIC-8 is unconnected - must be left floating or tied to V_SS; not used for ORG (B-version has no ORG).
V_CC	Power Supply	Supplies core and interface logic; internal POR triggers at ~1.5 V; must be ≥4.5 V for ERAL/WRAL execution.

Key Features

Feature	Design Value
Self-timed Erase/Write	Eliminates need for external timing control or watchdog timeout - simplifies host firmware and reduces BOM count.
Automatic ERAL before WRAL	Guarantees full array erase prior to bulk write - prevents partial-data corruption during firmware parameter reset operations.
Ready/Busy Status on DO	Enables precise polling-based synchronization without fixed delays - improves system determinism in real-time OS contexts.
Power-On/Off Data Protection	Hardware-level V_CC monitor disables writes below 1.5 V - prevents inadvertent corruption during brown-out or power ramp conditions.
Industry Standard 3-Wire Serial I/O	Direct drop-in replacement for legacy Microwire EEPROMs - preserves existing PCB layout and driver software.

Applications

Motor Control Calibration Storage	Industrial PLC Configuration Memory
Use Scenario: Storing motor winding resistance compensation tables and encoder offset values across power cycles in servo drives. IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during boot and runtime recalibration; interfaces via MCU SPI-to-Microwire bridge. Use Value: Enables field-updatable calibration without external FRAM or battery-backed RAM - reduces cost and improves long-term reliability.	Use Scenario: Holding user-defined I/O mapping, alarm thresholds, and communication protocol settings in modular PLC backplanes. IC Role / Device Role / Timing Role: Configuration EEPROM accessed during initialization and maintenance mode; supports sequential read for fast parameter dump. Use Value: Provides tamper-resistant, high-endurance storage for mission-critical settings - withstands >1M reconfiguration events over 15-year product life.
Automotive Body Controller NVM	Medical Device Sensor Trim Storage
Use Scenario: Retaining seat position memory, mirror angle presets, and lighting profiles in automotive body control modules (BCM). IC Role / Device Role / Timing Role: AEC-Q100 qualified EEPROM interfaced to 8-bit MCU via dedicated Microwire peripheral; operates at −40°C to +125°C. Use Value: Meets automotive data retention and temperature requirements without derating - eliminates need for external thermal management.	Use Scenario: Storing factory-calibrated gain/offset coefficients for analog front-end sensors in portable diagnostic equipment. IC Role / Device Role / Timing Role: Secure, low-power NVM accessed during device power-up; supports single-byte and sequential reads for fast boot. Use Value: Ensures measurement accuracy traceability over device lifetime - 200-year data retention exceeds medical regulatory shelf-life mandates.

Motor Control Calibration Storage

Industrial PLC Configuration Memory

Use Scenario: Storing motor winding resistance compensation tables and encoder offset values across power cycles in servo drives.

IC Role / Device Role / Timing Role: Nonvolatile parameter register accessed during boot and runtime recalibration; interfaces via MCU SPI-to-Microwire bridge.

Use Value: Enables field-updatable calibration without external FRAM or battery-backed RAM - reduces cost and improves long-term reliability.

Use Scenario: Holding user-defined I/O mapping, alarm thresholds, and communication protocol settings in modular PLC backplanes.

IC Role / Device Role / Timing Role: Configuration EEPROM accessed during initialization and maintenance mode; supports sequential read for fast parameter dump.

Use Value: Provides tamper-resistant, high-endurance storage for mission-critical settings - withstands >1M reconfiguration events over 15-year product life.

Automotive Body Controller NVM

Medical Device Sensor Trim Storage

Use Scenario: Retaining seat position memory, mirror angle presets, and lighting profiles in automotive body control modules (BCM).

IC Role / Device Role / Timing Role: AEC-Q100 qualified EEPROM interfaced to 8-bit MCU via dedicated Microwire peripheral; operates at −40°C to +125°C.

Use Value: Meets automotive data retention and temperature requirements without derating - eliminates need for external thermal management.

Use Scenario: Storing factory-calibrated gain/offset coefficients for analog front-end sensors in portable diagnostic equipment.

IC Role / Device Role / Timing Role: Secure, low-power NVM accessed during device power-up; supports single-byte and sequential reads for fast boot.

Use Value: Ensures measurement accuracy traceability over device lifetime - 200-year data retention exceeds medical regulatory shelf-life mandates.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
93LC46B/SN	Same die, identical electrical specs, but in 8-lead PDIP package (SN) instead of SOIC-8 (ST).	PDIP footprint requires different PCB layout; suited for prototyping or through-hole assembly.	Select 93LC46B/SN only if manual soldering or breadboard evaluation is required; ST offers better thermal performance and board density.
AT25010B-SSHL-T	1 Kbit SPI EEPROM (not Microwire); 2.5–5.5 V; 20 MHz SPI clock; no ERAL/WRAL; 100 µA standby current vs. 5 µA for 93LC46B/ST.	Lacks Microwire instruction set and ERAL/WRAL atomicity; requires SPI host, not Microwire controller.	Choose AT25010B-SSHL-T only if migrating to SPI architecture; 93LC46B/ST maintains legacy Microwire compatibility and deterministic 6 ms write timing.

Compared with 93LC46B/SN, the 93LC46B/ST offers superior thermal dissipation and smaller footprint; versus AT25010B-SSHL-T, it retains Microwire protocol fidelity, built-in ERAL/WRAL safety, and lower standby current - critical for battery-powered or thermally constrained designs.

Availability

93LC46B/ST is available at Aetrix Electronics and suitable for motor control calibration storage, industrial PLC configuration memory, and automotive body controller NVM requiring stable component supply, long-term lifecycle support, and AEC-Q100-aligned qualification.

Supply support for 93LC46B/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.

The 93LC46B/ST belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power embedded systems requiring reliable nonvolatile storage with Microwire interface compatibility and extended temperature operation.

FAQ

What is the memory organization of the 93LC46B/ST?

The 93LC46B/ST is a fixed 64 × 16-bit (1Kbit) EEPROM with no ORG pin - unlike 'C' variants, it does not support word-size selection. Its instruction set expects 6-bit addresses and 16-bit data payloads for READ and WRITE operations, as confirmed in Tables 1-3 and Figure 2-7 of DS20001749K.

Does the 93LC46B/ST require an external pull-up resistor on the DO line?

No, the 93LC46B/ST drives DO actively during READ and Ready/Busy polling; it enters High-Z only when CS is low or during instruction setup. External pull-ups are unnecessary and may interfere with status detection - per Section 2.2, bus conflicts can occur if DI and DO are shorted without a series resistor.

What is the minimum V_CC required to execute ERAL or WRAL on the 93LC46B/ST?

The 93LC46B/ST requires V_CC ≥ 4.5 V to execute ERAL or WRAL instructions, as explicitly stated in Figures 2-3, 2-4, 2-10, and 2-11 of DS20001749K. Below this threshold, these commands will fail silently - the device remains in EWDS mode and ignores the opcode sequence.

How does the 93LC46B/ST handle power loss during a write cycle?

The 93LC46B/ST incorporates hardware power-loss protection: if V_CC drops below ~1.5 V during a write, the internal circuitry aborts the cycle and holds memory contents intact. This is enforced by the V_POR detector (D11 in Table 1-1), ensuring data integrity without host firmware intervention.

Is the 93LC46B/ST pin-compatible with the 93AA46B/ST?

Yes - both 93LC46B/ST and 93AA46B/ST share identical SOIC-8 pinout, 16-bit organization, and Microwire instruction set. The key difference is V_CC range: 93AA46B supports 1.8–5.5 V, while 93LC46B requires 2.5–5.5 V. For 3.3 V systems, either part functions identically; for 1.8 V operation, only 93AA46B/ST is valid.

93LC46B/ST Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Kbit

Memory Organization:: 64 x 16

Memory Interface:: Microwire

Clock Frequency:: 2 MHz

Write Cycle Time - Word, Page:: 6ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: 0°C ~ 70°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

93LC46B/ST FAQ

1.How can I place an order for 93LC46B/ST through Aetrix?

Please submit a Request for Quotation (RFQ) for 93LC46B/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 93LC46B/ST reliable?

The price and inventory of 93LC46B/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46B/ST is usually 5 days.

3.What payment methods are accepted for 93LC46B/ST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46B/ST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 93LC46B/ST?

93LC46B/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 93LC46B/ST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 93LC46B/ST?

For technical support, including 93LC46B/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46B/ST requirements.

6.How does Aetrix verify that 93LC46B/ST is sourced from the original manufacturer or authorized distributors?

All 93LC46B/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46B/ST meets industry standards.

7.What is the process for return or replacement of 93LC46B/ST?

All 93LC46B/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46B/ST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 93LC46B/ST part is unused and in its original packaging.

Return procedure for 93LC46B/ST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…