My Inquiry
My Account
Microchip Technology 93LC46BT-E/ST
- Part No.:
- 93LC46BT-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93LC46BT-E/ST.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:4,195
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46BT-E/ST from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating across 2.5–5.5 V, rated for automotive temperature range (−40°C to +125°C), and housed in an 8-lead TSSOP package. It delivers self-timed erase/write cycles, automatic ERAL/WRAL support, and Ready/Busy status signaling - used for configuration storage in engine control units, infotainment boot loaders, and sensor calibration data retention.
For engineers reviewing the 93LC46BT-E/ST datasheet, 93LC46BT-E/ST pinout, 93LC46BT-E/ST application, or 93LC46BT-E/ST equivalent, key selection criteria include its automotive-grade qualification, 8-bit fixed organization (no ORG pin), 6 ms write cycle time, 1 million endurance cycles, and compatibility with legacy Microwire controllers in space-constrained embedded systems.
Technical Context
The 93LC46BT-E/ST implements a synchronous serial Microwire interface with CS, CLK, and DI/DO pins - no ORG pin (fixed 8-bit x128 organization). It uses internal auto-erase-before-write logic and supports sequential read, ERAL (Erase All), and WRAL (Write All) commands with status polling via DO pin.
Power-on reset circuitry inhibits operation below 2.5 V, and EWEN/EWDS commands enforce write protection. Timing is defined by min/max clock high/low times (e.g., TCKH = 200 ns @ VCC ≥ 4.5 V), chip select setup/hold (TCSS = 50 ns), and data output delay (TPD = 200 ns @ CL = 100 pF).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit) - fixed x8 organization; no ORG pin; no word-size reconfiguration. |
| VCC Range | 2.5 V to 5.5 V - supports wide supply range including 3.3 V and 5 V systems; automotive grade requires ≥2.5 V. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - no SPI mode; no SS/SDO/MOSI/MISO mapping. |
| Write Cycle Time | 6 ms max (TWC) - self-timed; includes auto-erase; enables deterministic firmware update timing. |
| Endurance & Retention | 1,000,000 erase/write cycles; >200 years data retention - validated at 25°C, 5.0 V; suitable for field-updatable parameters. |
| Temperature Range | −40°C to +125°C (Automotive E-grade) - qualified per AEC-Q100 stress test requirements for under-hood use. |
| Package | 8-lead TSSOP (ST) - 3.0 mm × 4.4 mm body, 0.65 mm pitch; RoHS-compliant matte tin finish. |
Pinout & Package
8-lead TSSOP (ST) package with exposed pad (optional VSS connection); pin 1 marked by laser dot; JEDEC-standard footprint compatible with SOIC-8 layout adapters.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby (ICCS ≤ 5 µA). |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-transfer without corruption. |
| 3 (DI) | Data Input | Accepts Start bit, instruction opcodes (e.g., 01 for WRITE), addresses (A6–A0), and data bits (D7–D0). |
| 4 (DO) | Data Output / Status | Outputs read data (D7–D0) or Ready/Busy (low = busy); high-Z when CS low or during non-read operations. |
| 5 (VSS) | Ground | Reference for all I/O and internal logic; exposed pad may be connected to VSS for thermal/EMI improvement. |
| 6 (NC) | No Connection | Internally unconnected; must be left floating or tied to VSS - not used for ORG or any function in 'B'/'A' variants. |
| 7 (ORG) | Not applicable | Not present on 93LC46B or 93LC46A devices; pin 7 is NC - confirmed by Device Selection Table and Pin Function Table. |
| 8 (VCC) | Power Supply | 2.5–5.5 V input; internal POR triggers at ~2.5 V; voltage detect (VPOR) ensures reliable initialization before access. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates external timing control - 6 ms max cycle completes autonomously after CS fall; simplifies host firmware. |
| Automatic ERAL before WRAL | WRAL command internally executes full array erase prior to write - no separate ERAL instruction required. |
| Ready/Busy Status Polling | DO pin provides real-time status during programming - enables non-blocking host operation without fixed delays. |
| Power-On/Off Data Protection | Hardware lockout below 2.5 V prevents partial writes during brown-out; eliminates need for external supervisor IC. |
| EWEN/EWDS Write Protection | Explicit enable/disable commands prevent accidental writes - default power-up state is EWDS (write disabled). |
Applications
| Engine Control Unit (ECU) | Infotainment System Boot Loader |
|---|---|
Use Scenario: Storing trim values for fuel injection timing, idle speed, and knock sensor thresholds that persist across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at startup and during closed-loop calibration routines. Use Value: Automotive-grade temperature range and 1M-cycle endurance ensure reliability over 15+ year vehicle lifetime with frequent recalibration. |
Use Scenario: Holding bootloader version ID, secure boot keys, and display resolution settings for head-unit firmware recovery. IC Role / Device Role / Timing Role: Microwire interface directly driven by MCU GPIOs; sequential read enables fast parameter fetch during boot. Use Value: 6 ms write time allows safe field updates without disrupting user interface; 200-year retention prevents data loss during long vehicle storage. |
| Automotive Cabin Temperature Sensor | ADAS Camera Module Calibration |
Use Scenario: Saving factory-calibrated offset/gain coefficients and compensation tables for thermistor-based HVAC sensors. IC Role / Device Role / Timing Role: Low-power EEPROM accessed only during sensor initialization or recalibration events. Use Value: 5 µA standby current extends battery life in always-on cabin monitoring circuits; TSSOP package fits tight PCB layouts. |
Use Scenario: Storing lens distortion maps and pixel alignment offsets generated during camera production test. IC Role / Device Role / Timing Role: Configuration memory read once at camera power-up; write occurs only during factory programming. Use Value: 128 × 8-bit capacity matches typical calibration data size; automotive qualification ensures stability in high-temperature camera housings. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46BT-I/ST | Same 1Kbit x8 EEPROM in TSSOP, but rated for Industrial (−40°C to +85°C) instead of Automotive (−40°C to +125°C). | Not qualified for under-hood or high-ambient ADAS modules; suitable for dashboard or body-control units with lower thermal stress. | Select only if automotive temperature qualification is unnecessary and cost sensitivity favors industrial-grade part. |
| AT25010B-SSHL-T | 1 Kbit SPI EEPROM (not Microwire); 2.5–5.5 V; SOIC-8; 5 ms write time; supports SPI Mode 0/3; no ERAL/WRAL commands. | Requires SPI-capable MCU peripheral; lacks Microwire-specific features like status polling on DO; different instruction set. | Choose only if existing design uses SPI interface and firmware can be modified to replace Microwire protocol handling. |
Compared with 93LC46BT-I/ST, the 93LC46BT-E/ST adds guaranteed operation up to +125°C and AEC-Q100 alignment - critical for powertrain and safety-critical modules. Versus AT25010B-SSHL-T, it retains native Microwire compatibility and hardware ERAL/WRAL, avoiding firmware rewrite and enabling tighter timing control.
Availability
93LC46BT-E/ST is available at Aetrix Electronics and suitable for automotive electronics, engine management systems, and ADAS calibration storage requiring stable component supply across extended product lifecycles.
Supply support for 93LC46BT-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46 series belongs to Microchip's legacy Microwire EEPROM product line, designed specifically for cost-sensitive, space-constrained embedded systems requiring simple, robust nonvolatile storage with minimal MCU resource usage.
FAQ
What is the memory organization of the 93LC46BT-E/ST?
The 93LC46BT-E/ST has a fixed 128 × 8-bit (1 Kbit) organization. It is a 'B'-suffix variant, meaning it is dedicated to 16-bit communication - however, this applies only to 93LC46B *with ORG pin*. The 93LC46BT-E/ST is explicitly listed in the Device Selection Table as having "No" ORG pin and "8-bit" word size. Therefore, 93LC46BT-E/ST operates exclusively in x8 mode with 7-bit addressing (A6–A0), delivering 8-bit data per READ/WRITE. This is confirmed by its 'T' suffix (TSSOP) and 'B' designation in Microchip's official marking codes.
Does the 93LC46BT-E/ST have an ORG pin, and how is it configured?
No, the 93LC46BT-E/ST does not have a functional ORG pin. Per the Device Selection Table and Pin Function Table, 'A' and 'B' variants (including 93LC46B) have ORG pin marked as "No" and "NC" (No Internal Connection). In the 8-lead TSSOP (ST) package, pin 7 is NC - not connected to die. The 93LC46BT-E/ST is a fixed 8-bit device; word size cannot be changed. Any reference to ORG functionality applies only to 'C' variants (e.g., 93LC46C), which are not relevant to 93LC46BT-E/ST.
What is the maximum clock frequency supported by the 93LC46BT-E/ST?
The 93LC46BT-E/ST supports a maximum clock frequency (FCLK) of 3 MHz when VCC is 4.5 V to 5.5 V, and 2 MHz when VCC is 2.5 V to <4.5 V. These values are specified in Table 1-2 (AC Characteristics) for 93XX46A/B/C devices. Since 93LC46BT-E/ST falls under the 'LC' family and 'B' variant, it follows the 93LC46A/B timing - not the higher-speed 'C' variant. Operation above these frequencies risks setup/hold violations and unreliable communication.
How is write protection implemented on the 93LC46BT-E/ST?
Write protection on the 93LC46BT-E/ST is enforced via the EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) instructions. The device powers up in EWDS mode - all erase/write commands are blocked until EWEN is issued. After any successful WRITE or ERASE, executing EWDS restores protection. This two-step hardware-enforced mechanism prevents accidental overwrites during noise events or firmware glitches. Unlike software-only locks, EWEN/EWDS operate at the silicon level and require explicit serial command sequences.
Can the 93LC46BT-E/ST be used as a direct replacement for the 93LC46AT-E/ST?
No, the 93LC46BT-E/ST is not a direct replacement for the 93LC46AT-E/ST. While both share the same package (TSSOP), voltage range, and temperature grade, they differ in memory organization: 93LC46AT-E/ST is a 128 × 8-bit device ('A' variant), whereas 93LC46BT-E/ST is a 64 × 16-bit device ('B' variant) - confirmed by the Device Selection Table. Their instruction sets differ in address bit count (7-bit vs. 6-bit) and data width (8-bit vs. 16-bit), making firmware and timing incompatible. Substitution requires hardware and software redesign.
93LC46BT-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93LC46BT-E/ST FAQ
1.How can I place an order for 93LC46BT-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46BT-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46BT-E/ST reliable?
The price and inventory of 93LC46BT-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46BT-E/ST is usually 5 days.
3.What payment methods are accepted for 93LC46BT-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46BT-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46BT-E/ST?
93LC46BT-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46BT-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46BT-E/ST?
For technical support, including 93LC46BT-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46BT-E/ST requirements.
6.How does Aetrix verify that 93LC46BT-E/ST is sourced from the original manufacturer or authorized distributors?
All 93LC46BT-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46BT-E/ST meets industry standards.
7.What is the process for return or replacement of 93LC46BT-E/ST?
All 93LC46BT-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46BT-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46BT-E/ST part is unused and in its original packaging.
Return procedure for 93LC46BT-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46BT-E/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
