My Inquiry
My Account
Microchip Technology 93LC46BT-I/MS
- Part No.:
- 93LC46BT-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
93LC46BT-I/MS.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8MSOP
- Quantity:
- Payment:
- Shipping:
Inventory:7,752
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46BT-I/MS from Microchip Technology Inc. is a 1 Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5 V to 5.5 V, rated for industrial temperature (−40°C to +85°C), and housed in an 8-lead MSOP package. It features self-timed erase/write cycles, automatic erase-all-before-write-all (ERAL/WRAL), and Ready/Busy status signaling via DO pin - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46BT-I/MS datasheet, 93LC46BT-I/MS pinout, 93LC46BT-I/MS application, or 93LC46BT-I/MS equivalent, key selection considerations include its fixed 8-bit organization (no ORG pin), 3 MHz max clock frequency at VCC ≥ 4.5 V, 6 ms typical write cycle time, 1 million endurance cycles, and data retention exceeding 200 years - critical for firmware parameter storage and calibration data logging.
Technical Context
The 93LC46BT-I/MS implements a synchronous serial Microwire interface with CS, CLK, and DI/DO signal lines, supporting READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions. Its internal architecture includes an address decoder, mode decode logic, and output buffer, with all programming operations initiated by CS falling edge (for 93LC variants) and verified via DO pin polling.
It operates exclusively in x8 mode (no ORG pin function), requires EWEN before any write/erase, and enforces power-on data protection by inhibiting operations below VCC = 1.5 V. Standby current is ≤1 µA, and timing parameters are fully specified across −40°C to +85°C with VCC = 2.5–5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit) - fixed x8 organization; no ORG pin; supports 128-byte sequential read/write. |
| VCC Range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V systems; POR threshold at 1.5 V ensures reliable power-up behavior. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - no separate chip select enable; single bidirectional data line reduces PCB routing. |
| Write Cycle Time | 6 ms typical (TWC) - self-timed auto-erase-and-write eliminates need for external timing control. |
| Endurance | 1,000,000 erase/write cycles - sufficient for frequent calibration updates in industrial sensor nodes. |
| Data Retention | >200 years at 25°C - enables long-term storage of device-specific configuration without refresh. |
| Max Clock Frequency | 3 MHz (VCC ≥ 4.5 V), 2 MHz (2.5 V ≤ VCC < 4.5 V) - defines maximum throughput for parameter loading during boot. |
Pinout & Package
8-lead MSOP (Micro Small Outline Package), 3.0 mm × 3.0 mm body, 0.65 mm pitch, Pb-free Matte Tin finish. Pin 1 marked by laser dot; exposed pad optional (not electrically connected).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between commands; initiates self-timed write on falling edge. |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence. |
| 3 (DI) | Data Input | Accepts Start bit, instruction opcodes, addresses, and write data; shares net with DO in bus-shared designs (with series resistor). |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS low or after status read. |
| 5 (VSS) | Ground | Reference for all I/O and internal logic; must be low-impedance connection to minimize noise coupling. |
| 6 (NC) | No Internal Connection | Unbonded pin; must be left floating or tied to VSS per layout best practice - no functional role. |
| 7 (ORG) | Organization Select | Not connected internally (NC) on 93LC46B/A variants - pin is unused; not present in functional logic. |
| 8 (VCC) | Power Supply | Supplies core and I/O circuitry; bypass capacitor (0.1 µF) required within 10 mm of pin for stable operation. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write Cycles | Eliminates external timing circuitry; write completion signaled via DO pin polling - simplifies host MCU firmware. |
| Automatic ERAL Before WRAL | Ensures full array is erased prior to bulk write; prevents partial-data corruption during firmware update sequences. |
| Power-On/Off Data Protection | Hardware lockout below VCC = 1.5 V prevents spurious writes during brown-out or power ramp - no software safeguards needed. |
| Industry Standard 3-Wire Serial I/O | Reduces pin count vs. SPI; compatible with legacy Microwire controllers and widely supported in MCU HAL libraries. |
| Ready/Busy Status Signal | Enables non-blocking host operation; DO pin provides real-time feedback without requiring fixed delay loops. |
Applications
| Industrial Sensor Calibration Storage | Consumer Appliance Configuration Memory |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and temperature compensation tables in HVAC sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed once per power-up; supports sequential read during initialization. Use Value: Enables field-replaceable sensors without recalibration; 200-year data retention guarantees accuracy over product lifetime. |
Use Scenario: Saving user preferences (e.g., cooking time, temperature, language) in microwave ovens and washing machines. IC Role / Device Role / Timing Role: Low-power parameter store interfaced to 8-bit MCU; accessed infrequently but must survive 10+ years of daily use. Use Value: 1M endurance cycles support >270 writes/day for 10 years; 1 µA standby current extends battery backup life. |
| Medical Device Safety Parameter Log | Automotive Body Control Module Settings |
Use Scenario: Recording last-known safe operating limits (e.g., max pressure, dose thresholds) in portable infusion pumps. IC Role / Device Role / Timing Role: Fail-safe memory holding critical safety values; write-protected via EWDS after initial setup. Use Value: Hardware-level write disable (EWDS) prevents accidental overwrite; RoHS-compliant packaging meets medical regulatory requirements. |
Use Scenario: Storing seat position, mirror angle, and lighting presets in automotive BCMs for driver personalization. IC Role / Device Role / Timing Role: 8-bit serial EEPROM interfaced to CAN-connected MCU; accessed during ignition-on sequence. Use Value: Industrial temp rating (−40°C to +85°C) ensures reliability under hood conditions; MSOP package saves board space in dense modules. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/SN | Same 128×8-bit organization and electrical specs, but in 8-lead SOIC package (5.0 mm × 4.0 mm). | SOIC offers easier hand-soldering and higher thermal mass; less suitable for space-constrained PCBs. | Select when manual assembly, rework, or thermal cycling robustness is prioritized over footprint size. |
| AT25010B-MAHL-T | 1 Kbit SPI EEPROM (4-wire), 2.5–5.5 V, 10 MHz max clock, 5 ms write time; no ERAL/WRAL commands. | Lacks auto-erase-all-before-write-all; requires explicit erase before bulk write - increases firmware complexity. | Choose only if SPI interface is already standardized in design and ERAL/WRAL functionality is unnecessary. |
Compared with 93LC46B-I/SN, the 93LC46BT-I/MS saves 54% board area and improves thermal response; versus AT25010B-MAHL-T, it delivers deterministic bulk-write sequencing and lower pin count, reducing MCU GPIO usage and layout complexity.
Availability
93LC46BT-I/MS is available at Aetrix Electronics and suitable for industrial sensor calibration storage, consumer appliance configuration memory, medical device safety parameter logging, and automotive body control module settings requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for 93LC46BT-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46 series belongs to Microchip's legacy serial EEPROM product line, designed specifically for cost-sensitive, low-power embedded systems requiring reliable nonvolatile storage with minimal interface overhead.
FAQ
What is the memory organization of the 93LC46BT-I/MS?
The 93LC46BT-I/MS is a fixed 128 × 8-bit (1 Kbit) device with no ORG pin functionality - it operates exclusively in x8 mode. Unlike 'C' variants, the ORG pin is internally unconnected (NC), and the device does not support x16 configuration. This simplifies hardware design by eliminating external level-setting components.
Does the 93LC46BT-I/MS require an erase command before writing?
Yes - the 93LC46BT-I/MS performs automatic erase-before-write at the byte level during each WRITE instruction. However, for bulk updates, the WRAL command includes an implicit ERAL cycle, so no separate ERAL instruction is needed. The device must be in EWEN state before any erase or write operation.
How is Ready/Busy status monitored on the 93LC46BT-I/MS?
Ready/Busy status is signaled on the DO pin: logic low indicates ongoing erase/write, logic high means operation complete. To read status, CS must be brought high for ≥250 ns after TCSL, then DO sampled. After completion, issuing a Start bit followed by CS low clears the status flag.
What is the minimum VCC required for reliable operation of the 93LC46BT-I/MS?
The 93LC46BT-I/MS incorporates power-on reset (POR) circuitry that inhibits all operations until VCC reaches ≥1.5 V. Below this threshold, the device remains in hardware-locked state - preventing inadvertent writes during power ramp-up or brown-out conditions. Full specification compliance begins at VCC = 2.5 V.
Can the 93LC46BT-I/MS be used in SPI-based systems?
No - the 93LC46BT-I/MS uses a Microwire-compatible 3-wire interface (CS, CLK, DI/DO), not SPI. It lacks separate SI/SO lines and does not support SPI mode bits or CPOL/CPHA configurations. Direct replacement with SPI EEPROMs like AT25xxx requires firmware and hardware changes due to protocol and command set differences.
93LC46BT-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
93LC46BT-I/MS FAQ
1.How can I place an order for 93LC46BT-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46BT-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46BT-I/MS reliable?
The price and inventory of 93LC46BT-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46BT-I/MS is usually 5 days.
3.What payment methods are accepted for 93LC46BT-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46BT-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46BT-I/MS?
93LC46BT-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46BT-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46BT-I/MS?
For technical support, including 93LC46BT-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46BT-I/MS requirements.
6.How does Aetrix verify that 93LC46BT-I/MS is sourced from the original manufacturer or authorized distributors?
All 93LC46BT-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46BT-I/MS meets industry standards.
7.What is the process for return or replacement of 93LC46BT-I/MS?
All 93LC46BT-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46BT-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46BT-I/MS part is unused and in its original packaging.
Return procedure for 93LC46BT-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46BT-I/MS Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
