My Inquiry
My Account
Microchip Technology 93LC46BX/SN
- Part No.:
- 93LC46BX/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC46BX/SN.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,650
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46BX/SN from Microchip Technology Inc. is a 1Kbit (128 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5 V supply range, and industrial/automotive temperature support (−40°C to +125°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status signaling - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46BX/SN datasheet, 93LC46BX/SN pinout, 93LC46BX/SN application, or 93LC46BX/SN equivalent, key selection criteria include its dedicated 8-bit organization (no ORG pin), SOIC-8 package, 1 million erase/write endurance, 200+ year data retention, and compatibility with legacy Microwire controllers requiring minimal I/O overhead.
Technical Context
The 93LC46BX/SN implements a synchronous serial Microwire protocol with CS, CLK, and DI/DO pins - no ORG pin (fixed x8 organization). It uses internal auto-erase prior to write, supports sequential read, and provides hardware-level data protection via VCC voltage detection (VPOR = 1.5 V typical) and EWEN/EWDS command locking.
Its timing is defined by strict AC parameters: max 2 MHz clock frequency at 2.5 V, TWC = 6 ms program cycle time, TPD ≤ 400 ns output delay, and TCSL ≥ 250 ns minimum chip select low time - all specified across −40°C to +125°C with VCC = 2.5–5.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size & organization | 1 Kbit (128 × 8-bit); fixed x8 mode - no external ORG pin required, simplifies PCB layout and firmware initialization. |
| Supply voltage range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V systems; VPOR threshold at 1.5 V prevents corruption during brown-out. |
| Endurance & retention | 1,000,000 erase/write cycles; >200 years data retention - suitable for infrequent but mission-critical parameter storage. |
| Interface & timing | Microwire-compatible 3-wire serial (CS/CLK/DI/DO); max 2 MHz CLK at 2.5 V - enables use with low-power MCUs without high-speed peripherals. |
| Temperature range | −40°C to +125°C (Automotive E-grade) - qualified for under-hood and industrial control environments. |
| Package | 8-lead SOIC (SN) - industry-standard footprint, RoHS-compliant matte tin finish, 150 mil body width. |
| Protection features | Power-on/off data protection, EWEN/EWDS lock commands, Ready/Busy polling via DO - eliminates need for external supervision circuitry. |
Pinout & Package
8-lead SOIC (SN) package per Microchip drawing 00000073A; Pb-free matte tin finish; 150 mil body width; pin 1 marked by laser dot or bevelled corner.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby but allows ongoing write completion. |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence without state loss. |
| 3 (DI) | Data Input | Accepts Start bit, opcodes, addresses, and write data; tied to DO only with series resistor to avoid bus conflict during dummy-zero read phase. |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z on CS falling edge; requires CS high ≥250 ns after TCSL to sample status. |
| 5 (VSS) | Ground | Reference for all I/O and internal logic; must be low-impedance connection to minimize noise coupling during write cycles. |
| 6 (NC) | No Connect | Internally unconnected; must be left floating or tied to VSS per layout best practice - not usable as ORG or other function. |
| 7 (NC) | No Connect | Unused terminal; no internal connection - no routing or termination required. |
| 8 (VCC) | Power Supply | 2.5–5.5 V supply; includes on-chip POR circuitry (1.5 V threshold); decoupling capacitor (0.1 µF) required within 10 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write cycles | Eliminates need for external timing control or software delays - internal 6 ms TWC ensures deterministic programming completion. |
| Automatic ERAL before WRAL | Guarantees full-array erase prior to bulk write, preventing stale data remnants without requiring separate ERAL command in firmware. |
| Ready/Busy status on DO pin | Enables efficient polling instead of fixed delays - reduces MCU active time during writes, lowering system power consumption. |
| EWEN/EWDS command lock | Prevents accidental writes during noise events or reset glitches; device powers up in EWDS state, requiring explicit enable before first write. |
| 128 × 8-bit fixed organization | Removes ORG pin dependency and address mapping ambiguity - simplifies driver development and eliminates configuration errors in x8-only systems. |
Applications
| Industrial Sensor Calibration | Automotive Body Control Module |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and linearization tables in pressure or temperature transducers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed once per power cycle during sensor initialization. Use Value: Enables field-replaceable sensors without recalibration; 200+ year retention ensures lifetime accuracy without battery backup. | Use Scenario: Holding door lock actuator profiles, mirror position presets, and lighting dimming curves in automotive BCMs. IC Role / Device Role / Timing Role: Persistent parameter store interfaced directly to 8-bit MCU via Microwire peripheral. Use Value: −40°C to +125°C rating supports under-dash mounting; 1M endurance accommodates dealer reprogramming over vehicle lifetime. |
| Medical Infusion Pump Settings | Smart Energy Meter Firmware Patch Storage |
Use Scenario: Retaining drug library metadata, dose limits, and alarm thresholds in Class II medical devices requiring traceable configuration history. IC Role / Device Role / Timing Role: Secure, tamper-resistant memory mapped to MCU's SPI-like Microwire port with EWEN lock enforcement. Use Value: Power-on data protection prevents corruption during mains dropout; RoHS compliance meets IEC 60601-1 requirements. | Use Scenario: Storing signed firmware patches and cryptographic keys for OTA updates in utility-grade electricity meters. IC Role / Device Role / Timing Role: Trusted nonvolatile storage for critical update payloads, accessed only after secure boot validation. Use Value: 1M endurance supports decades of field updates; 2.5 V min VCC ensures operation during brown-out conditions common in grid-edge deployments. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B/SN | 16-bit organization (64 × 16), same VCC/temp range, identical SOIC-8 package - requires ORG pin tied to VSS for x8 emulation, adding layout complexity. | Requires firmware adaptation for 16-bit addressing and data packing; unsuitable where x8-native timing or opcode compatibility is mandatory. | Select only if existing design already uses 93LC46B and firmware supports dual-word access; otherwise avoid due to unnecessary pin constraint. |
| AT25010B-MAHL-T | 1 Kbit SPI EEPROM (not Microwire), 1.8–5.5 V, SOIC-8, 20 MHz SPI clock - different instruction set, no Ready/Busy pin, uses Write Enable (WREN) instead of EWEN. | Lacks hardware status polling; requires software wait loops or interrupt-driven completion detection; incompatible with legacy Microwire controllers. | Choose only when migrating to SPI-based platforms; not drop-in for Microwire-dependent systems like older PIC® or 8051 derivatives. |
Compared with 93LC46B/SN and AT25010B-MAHL-T, the 93LC46BX/SN delivers native x8 Microwire compatibility, integrated Ready/Busy signaling, and guaranteed 2.5 V operation - making it the optimal choice for cost-sensitive, low-pin-count embedded systems requiring zero-software-overhead parameter storage.
Availability
93LC46BX/SN is available at Aetrix Electronics and suitable for industrial sensor calibration, automotive body control modules, medical infusion pump settings, and smart energy meter firmware patch storage requiring stable component supply across extended product lifecycles.
Supply support for 93LC46BX/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46X family belongs to Microchip's legacy serial EEPROM product line, designed specifically for low-power, pin-constrained embedded systems requiring reliable, long-life nonvolatile storage with minimal external components.
FAQ
What is the memory organization of the 93LC46BX/SN?
The 93LC46BX/SN has a fixed 128 × 8-bit (1 Kbit) organization with no ORG pin - unlike 'C' variants, it does not support x16 mode. This simplifies hardware design and firmware integration, as address and data handling remain strictly byte-oriented without configuration dependencies. The absence of ORG means pin 6 is NC, confirming its dedicated x8 role.
Does the 93LC46BX/SN support automatic erase before write?
Yes, the 93LC46BX/SN performs automatic erase prior to each WRITE or WRAL operation - a core feature of its self-timed programming architecture. This eliminates the need for separate ERASE commands in most use cases. The TWC (program cycle time) of 6 ms includes both erase and write phases, ensuring data integrity without firmware intervention.
What is the minimum VCC required for reliable operation of the 93LC46BX/SN?
The 93LC46BX/SN operates reliably from 2.5 V to 5.5 V. Its internal voltage detector (VPOR) activates below 1.5 V typical, disabling all operations to prevent data corruption during power ramp-up or brown-out. This ensures safe power-on reset behavior and eliminates the need for external supervisor ICs in 3.3 V systems.
How is Ready/Busy status monitored on the 93LC46BX/SN?
Ready/Busy status is signaled on the DO pin: logic low indicates an erase or write operation is in progress; logic high confirms completion. To sample this, CS must be brought high for ≥250 ns after TCSL (minimum CS low time), then DO read on subsequent CLK edges. The device powers up in EWDS mode, so EWEN must be issued before any write.
Is the 93LC46BX/SN pin-compatible with other 93LC46x variants in SOIC-8?
Yes, the 93LC46BX/SN shares identical SOIC-8 pinout and footprint with 93LC46A/SN and 93LC46C/SN - all use pins 1–4 (CS/CLK/DI/DO), pin 5 (VSS), pins 6–7 (NC), and pin 8 (VCC). However, functional compatibility requires verification: 93LC46C/SN includes an ORG pin (pin 6), so direct substitution may cause undefined behavior unless ORG is externally tied.
93LC46BX/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC46BX/SN FAQ
1.How can I place an order for 93LC46BX/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46BX/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46BX/SN reliable?
The price and inventory of 93LC46BX/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46BX/SN is usually 5 days.
3.What payment methods are accepted for 93LC46BX/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46BX/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46BX/SN?
93LC46BX/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46BX/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46BX/SN?
For technical support, including 93LC46BX/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46BX/SN requirements.
6.How does Aetrix verify that 93LC46BX/SN is sourced from the original manufacturer or authorized distributors?
All 93LC46BX/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46BX/SN meets industry standards.
7.What is the process for return or replacement of 93LC46BX/SN?
All 93LC46BX/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46BX/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46BX/SN part is unused and in its original packaging.
Return procedure for 93LC46BX/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46BX/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
