My Inquiry
My Account
Microchip Technology 93LC46BXT-E/SN
- Part No.:
- 93LC46BXT-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC46BXT-E/SN.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:3,226
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46BXT-E/SN from Microchip Technology is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5 V supply range, and automotive-grade temperature operation (−40°C to +125°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, Ready/Busy status signaling via DO pin, and 1 million erase/write endurance - used for configuration storage in engine control units and infotainment boot loaders.
For engineers reviewing the 93LC46BXT-E/SN datasheet, 93LC46BXT-E/SN pinout, 93LC46BXT-E/SN application, or 93LC46BXT-E/SN equivalent, key selection criteria include its dedicated 16-bit organization (no ORG pin), automotive qualification, SOIC-8 package with Pb-free matte tin finish, and compatibility with legacy Microwire controllers requiring strict TCSL ≥250 ns and TPD ≤400 ns at 2.5 V.
Technical Context
The 93LC46BXT-E/SN implements a synchronous serial interface with CS, CLK, and DI/DO pins operating on rising-edge clocking. Its internal logic decodes 9-bit opcodes (e.g., 01 for WRITE, 10 for READ) followed by 6-bit addresses and 16-bit data, enabling deterministic timing without external address latches.
It uses CMOS EEPROM cell architecture with on-chip charge pump for write/erase operations, supported by power-on reset detection (VPOR = 1.5 V typical) and EWEN/EWDS command-based write protection. The device enters High-Z output state on DO when CS is low or during non-read states, and asserts Ready/Busy status only after CS high pulse following TCSL minimum.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (64 words × 16 bits) - fixed x16 organization; no ORG pin required |
| VCC range | 2.5 V to 5.5 V - supports wide-input industrial and automotive power rails |
| Endurance | 1,000,000 erase/write cycles - validated at 25°C, 5.0 V; enables long-life field calibration storage |
| Data retention | 200 years - guaranteed at 25°C; ensures firmware parameter integrity over product lifetime |
| Write cycle time | 6 ms (TWC) - self-timed auto-erase-and-write; eliminates need for external timeout circuitry |
| Max clock frequency | 3 MHz at VCC ≥4.5 V - defines maximum SPI-like throughput for configuration updates |
| Temperature grade | Automotive (E): −40°C to +125°C - qualified per AEC-Q100 stress test requirements |
| Interface standard | Microwire-compatible 3-wire serial - interoperable with legacy microcontrollers lacking SPI hardware |
Pinout & Package
93LC46BXT-E/SN is supplied in an 8-lead SOIC (SN) package with Pb-free matte tin finish, pin 1 marked by laser dot. Pinout follows standard Microwire layout: CS (1), CLK (2), DI (3), DO (4), VSS (5), NC (6), NC (7), VCC (8).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions to reset internal state |
| 2 - CLK | Serial Clock | Rising-edge synchronized I/O; clock can pause mid-transfer without corruption |
| 3 - DI | Data Input | Accepts Start bit, opcode, address, and 16-bit data; shares bus with DO only with series resistor |
| 4 - DO | Data Output / Status | Outputs 16-bit read data or Ready/Busy (low = busy); goes High-Z when CS low |
| 5 - VSS | Ground | Reference for all digital and analog functions; requires low-impedance connection |
| 6 - NC | No Connect | Internally unconnected; must remain floating or tied to VSS per layout best practice |
| 7 - NC | No Connect | Internally unconnected; same handling as Pin 6 |
| 8 - VCC | Power Supply | Supplies core logic and EEPROM programming voltage; includes POR circuit at 1.5 V |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing components; 6 ms TWC ensures predictable firmware update latency |
| Automatic ERAL before WRAL | Guarantees full-array readiness prior to bulk write; prevents partial-program corruption |
| Ready/Busy status on DO | Enables polling-based host synchronization without interrupt lines or fixed delays |
| Power-on/off data protection | Hardware lockout below 1.5 V VCC prevents inadvertent writes during brownout or startup |
| EWEN/EWDS command protection | Requires explicit enable before each write sequence; prevents accidental overwrites in noise-prone environments |
| 100% tested AC/DC parameters | Ensures timing compliance across full automotive temperature range without derating |
Applications
| Engine Control Unit (ECU) | Infotainment System Boot Loader |
|---|---|
Use Scenario: Storing trim values for fuel injection timing and knock sensor calibration across vehicle lifetime. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed during ECU power-up and runtime recalibration. Use Value: 200-year data retention and 1M endurance ensure calibration stability over 15+ year vehicle service life. | Use Scenario: Holding secure boot keys and display initialization parameters in head-unit firmware. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for cryptographic keys and UI configuration flags. Use Value: Automotive temperature rating and hardware write protection prevent key corruption in hot-dashboard environments. |
| ADAS Camera Module | Body Control Module (BCM) |
Use Scenario: Saving lens focus offsets and white-balance coefficients after factory calibration. IC Role / Device Role / Timing Role: Factory-programmed parameter store accessed during camera initialization sequence. Use Value: Microwire interface allows direct connection to low-pin-count MCUs without SPI peripheral overhead. | Use Scenario: Retaining user preferences (window position, mirror angle) and fault logs across ignition cycles. IC Role / Device Role / Timing Role: Low-power configuration memory active during sleep mode with ICCS ≤5 µA. Use Value: 2.5 V minimum VCC enables operation directly from 3.3 V LDO, reducing BOM count. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46BT-I/SN | Industrial temp range (−40°C to +85°C); identical electrical specs and pinout | Not qualified for under-hood or dashboard mounting; unsuitable for AEC-Q100 programs | Select only for cost-sensitive non-automotive designs where extended temperature is unnecessary |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 MHz max clock at 2.5 V, 2.7–5.5 V VCC, no ERAL/WRAL commands | Lacks auto-erase-all and write-all primitives; requires software-managed sector erases | Choose when migrating to SPI-based platforms and accepting increased firmware complexity for erase management |
Compared with 93LC46BT-I/SN, the 93LC46BXT-E/SN adds automotive qualification and guaranteed operation at 125°C ambient; compared with AT25010B-MAHL-T, it retains Microwire compatibility and hardware-accelerated bulk operations but requires different controller firmware.
Availability
93LC46BXT-E/SN is available at Aetrix Electronics and suitable for automotive electronics, engine management systems, and infotainment modules requiring stable component supply with full AEC-Q100 traceability and long-term lifecycle support.
Supply support for 93LC46BXT-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46x family was designed specifically for cost-sensitive, space-constrained embedded systems requiring reliable nonvolatile storage with minimal MCU resource usage - especially in automotive and industrial control applications.
FAQ
What is the memory organization of the 93LC46BXT-E/SN?
The 93LC46BXT-E/SN has a fixed 64 × 16-bit (1Kbit) organization. Unlike 'C' variants, it lacks an ORG pin and is hardwired for 16-bit word access - meaning all READ and WRITE operations transfer 16 bits per address, with no configuration required. This simplifies firmware development for systems needing compact, deterministic word-aligned storage.
Does the 93LC46BXT-E/SN require an external pull-up resistor on the DO pin?
No, the 93LC46BXT-E/SN does not require an external pull-up on DO. The DO pin actively drives high/low during READ and Ready/Busy status reporting, and enters High-Z when CS is low or during non-read states. A series resistor (e.g., 10 kΩ) is recommended only if DI and DO are wired together to prevent bus conflict during dummy-zero read preamble.
Can the 93LC46BXT-E/SN operate at 2.5 V while maintaining full timing specifications?
Yes, the 93LC46BXT-E/SN is fully specified down to 2.5 V across its entire automotive temperature range (−40°C to +125°C). At 2.5 V, AC parameters such as TPD (≤400 ns), TCKH (≥450 ns), and TCKL (≥450 ns) remain guaranteed, and DC leakage (ILI/ILO ≤±1 µA) and standby current (ICCS ≤5 µA) are maintained - enabling direct interface with 2.5 V or 3.3 V microcontrollers.
How is write protection implemented in the 93LC46BXT-E/SN?
Write protection in the 93LC46BXT-E/SN uses dual-layer hardware control: (1) Power-on reset locks writes until VCC exceeds 1.5 V, and (2) the EWEN instruction must be issued before any ERASE or WRITE command. After each write, issuing EWDS disables further writes until the next EWEN - preventing accidental overwrites due to noise or software faults. No external hardware protection is needed.
Is the 93LC46BXT-E/SN pin-compatible with other 93LC46x variants in SOIC-8?
Yes, the 93LC46BXT-E/SN is pin-compatible with all 93LC46x SOIC-8 variants (e.g., 93LC46A, 93LC46C), sharing identical pinout: CS(1), CLK(2), DI(3), DO(4), VSS(5), NC(6), NC(7), VCC(8). However, functional differences exist - e.g., 93LC46A is x8-only, 93LC46C supports ORG pin reconfiguration - so firmware must match the specific variant's organization and instruction set.
93LC46BXT-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC46BXT-E/SN FAQ
1.How can I place an order for 93LC46BXT-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46BXT-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46BXT-E/SN reliable?
The price and inventory of 93LC46BXT-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46BXT-E/SN is usually 5 days.
3.What payment methods are accepted for 93LC46BXT-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46BXT-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46BXT-E/SN?
93LC46BXT-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46BXT-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46BXT-E/SN?
For technical support, including 93LC46BXT-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46BXT-E/SN requirements.
6.How does Aetrix verify that 93LC46BXT-E/SN is sourced from the original manufacturer or authorized distributors?
All 93LC46BXT-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46BXT-E/SN meets industry standards.
7.What is the process for return or replacement of 93LC46BXT-E/SN?
All 93LC46BXT-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46BXT-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46BXT-E/SN part is unused and in its original packaging.
Return procedure for 93LC46BXT-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46BXT-E/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
