Microchip Technology 93LC46BXT-I/SN
- Part No.:
- 93LC46BXT-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC46BXT-I/SN.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:1,276
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46BXT-I/SN from Microchip Technology Inc. is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5 V supply range, and industrial temperature rating (–40°C to +85°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, Ready/Busy status signaling via DO pin, and >200-year data retention - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46BXT-I/SN datasheet, 93LC46BXT-I/SN pinout, 93LC46BXT-I/SN application, or 93LC46BXT-I/SN equivalent, key selection considerations include its fixed 16-bit organization (no ORG pin), SOIC-8 package compatibility, 3 MHz max clock frequency at VCC ≥ 4.5 V, and support for sequential read and WRAL/ERAL commands in resource-constrained designs.
Technical Context
The 93LC46BXT-I/SN implements a synchronous serial Microwire interface with CS, CLK, DI, and DO pins - no ORG pin (dedicated x16 mode). Communication uses rising-edge clocked opcodes (e.g., 01 for WRITE, 10 for READ) followed by 6-bit address and 16-bit data, requiring 25 clock cycles per READ/WRITE operation.
It integrates power-on/off data protection, automatic erase-before-write, and EWEN/EWDS lockout logic to prevent accidental writes. The DO pin serves dual function: serial data output during READ and Ready/Busy status indicator (low = busy) when polled after TCSL ≥ 250 ns.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (64 words × 16 bits) - supports compact firmware parameter or calibration storage without external address latching. |
| VCC Range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic systems; POR threshold at 1.5 V prevents corruption during brown-out. |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - requires only four GPIOs; no I²C pull-ups or SPI SS complexity. |
| Max Clock Frequency | 3 MHz (VCC ≥ 4.5 V), 2 MHz (2.5 V ≤ VCC < 4.5 V) - enables fast configuration load times while maintaining timing margin in noisy environments. |
| Write Endurance | 1,000,000 erase/write cycles - suitable for field-updatable settings with daily rewrites over 27 years. |
| Data Retention | Greater than 200 years at 25°C - ensures long-term reliability in unattended industrial deployments. |
| Temperature Range | –40°C to +85°C (Industrial grade) - validated for operation across full industrial ambient without derating. |
Pinout & Package
93LC46BXT-I/SN is packaged in an 8-lead SOIC (SN) with 150-mil body width and Pb-free Matte Tin finish. Pin 1 is marked by laser dot; package meets JEDEC MS-012AA standards.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby (ICC ≤ 5 µA). |
| 2 (CLK) | Serial Clock | Rising-edge synchronized; accepts stopped clock; no cycles required during auto-erase/write; TCKH/TCKL minima vary with VCC. |
| 3 (DI) | Data Input | Accepts Start bit, opcode, address, and write data; high-impedance when not selected; requires external pull-down on CS per datasheet guidance. |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge; status valid only if CS reasserted after TCSL. |
| 5 (VSS) | Ground | Reference for all I/O and internal circuitry; must be low-impedance connection to minimize noise coupling into serial interface. |
| 6 (NC) | No Connect | Internally unconnected; must be left floating or tied to VSS per layout best practice - no functional role. |
| 7 (NC) | No Connect | Same as Pin 6 - unused terminal; no routing or termination required. |
| 8 (VCC) | Power Supply | 2.5–5.5 V input; includes internal voltage detect (VPOR = 1.5 V) for automatic write inhibition below safe operating level. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write cycle | 6 ms typical (TWC) - eliminates need for external timing control or software delay loops during programming. |
| Automatic ERAL before WRAL | Ensures full array erase prior to bulk write - prevents stale data remnants without host MCU intervention. |
| Ready/Busy polling via DO | Enables non-blocking firmware operation: MCU can execute other tasks while waiting for write completion. |
| EWEN/EWDS write protection | Hardware-enforced lockout - device powers up in EWDS state; explicit EWEN required before any erase/write. |
| Sequential read mode | Continuous data stream across addresses with single CS assertion - reduces transaction overhead for block reads. |
Applications
| Industrial Sensor Calibration | Consumer Appliance Configuration |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and user-adjusted thresholds in HVAC temperature sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed during MCU boot and runtime recalibration. Use Value: Enables field-replaceable sensor modules with persistent calibration; 1M endurance supports lifetime recalibration cycles. |
Use Scenario: Saving user preferences (e.g., cooking time, temperature, language) in microwave ovens and washing machines. IC Role / Device Role / Timing Role: Low-pin-count memory interfaced directly to 8-bit MCU GPIOs using minimal board space. Use Value: SOIC-8 footprint fits tight PCB layouts; 2.5 V min VCC allows direct connection to 3.3 V MCU I/O without level shifters. |
| Medical Device Settings Backup | Automotive Body Control Module (BCM) |
Use Scenario: Retaining alarm limits, display brightness, and audit log pointers in portable blood glucose meters. IC Role / Device Role / Timing Role: Secure, low-power storage for safety-critical parameters with >200-year data retention. Use Value: Eliminates battery-backed SRAM; RoHS-compliant and qualified for medical-grade thermal cycling (-40°C to +85°C). |
Use Scenario: Storing door lock/unlock patterns, mirror position presets, and lighting profiles in entry-level BCMs. IC Role / Device Role / Timing Role: Serial EEPROM co-located with MCU for infrequent but critical configuration updates. Use Value: WRAL command enables full profile reset in one transaction; 5.5 V max VCC tolerates automotive load-dump transients. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46A-I/SN | 64 × 8-bit organization (x8), same VCC range and package - lacks 16-bit data path. | Requires two-byte transfers for 16-bit values; increases firmware overhead and transaction count. | Select when legacy 8-bit bus alignment or existing x8 firmware stack simplifies integration. |
| AT25010B-MAHL-T | SPI interface (4-wire), 1 Kbit (128 × 8), 1.8–5.5 V, 20 MHz clock - different protocol and timing model. | Needs SPI peripheral instead of GPIO-bitbanged Microwire; higher speed but incompatible instruction set. | Choose for systems already using SPI peripherals and requiring faster random access than Microwire permits. |
Compared with 93LC46A-I/SN, the 93LC46BXT-I/SN delivers native 16-bit word handling for efficient parameter storage; versus AT25010B-MAHL-T, it offers simpler GPIO-driven interface at lower clock speeds - ideal for cost-sensitive, low-MIPS microcontrollers without dedicated SPI hardware.
Availability
93LC46BXT-I/SN is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer appliance configuration, medical device settings backup, and automotive body control module applications requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for 93LC46BXT-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46BXT-I/SN belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for low-pin-count, low-power nonvolatile storage in cost-sensitive embedded systems where simplicity and reliability outweigh high-speed requirements.
FAQ
What is the memory organization of the 93LC46BXT-I/SN?
The 93LC46BXT-I/SN has a fixed 64 × 16-bit (1 Kbit) organization - it is a 'B'-suffix device with no ORG pin. Unlike 'C' variants, it does not support dynamic x8/x16 switching; all read/write operations transfer 16 bits per address. This is confirmed in the Device Selection Table and Pin Function Table of DS20001749K.
Does the 93LC46BXT-I/SN require an external pull-up or pull-down resistor on any pin?
Yes - Microchip recommends a 10 kΩ external pull-down resistor on the CS pin for added protection against accidental writes during power-up or noise events. No pull-up is required on DO, as it actively drives high/low or enters High-Z; DI is CMOS input and may float if unused, but best practice ties unused inputs.
What is the maximum clock frequency supported by the 93LC46BXT-I/SN at 3.3 V supply?
At VCC = 3.3 V (within 2.5–4.5 V range), the 93LC46BXT-I/SN supports a maximum clock frequency of 2 MHz, as specified in Table 1-2 (A1, FCLK). Exceeding this violates AC timing - TCKH/TCKL minima increase to 250 ns/200 ns respectively, requiring careful MCU GPIO toggle timing.
How does the Ready/Busy status work on the 93LC46BXT-I/SN DO pin?
The DO pin outputs Ready/Busy status only when CS is brought high *after* being held low for ≥250 ns (TCSL). During erase/write, DO = low indicates busy; DO = high means complete. If CS remains low throughout, DO stays in High-Z - status polling requires deliberate CS toggling per Figure 2-1 and Section 2.4.
Is the 93LC46BXT-I/SN pin-compatible with other 93XX46 devices in SOIC-8 package?
Yes - all 93XX46A/B/C variants in SN (SOIC-8) share identical pinout: CS/CLK/DI/DO/VSS/NC/NC/VCC. However, 'A' and 'B' devices have NC on Pin 6 and 7, while 'C' devices use Pin 6 for ORG. Thus, 93LC46BXT-I/SN is mechanically and electrically pin-compatible with 93LC46A-I/SN and 93LC46C-I/SN in the same package, but functional behavior differs due to organization and ORG presence.
93LC46BXT-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC46BXT-I/SN FAQ
1.How can I place an order for 93LC46BXT-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46BXT-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46BXT-I/SN reliable?
The price and inventory of 93LC46BXT-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46BXT-I/SN is usually 5 days.
3.What payment methods are accepted for 93LC46BXT-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46BXT-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46BXT-I/SN?
93LC46BXT-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46BXT-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46BXT-I/SN?
For technical support, including 93LC46BXT-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46BXT-I/SN requirements.
6.How does Aetrix verify that 93LC46BXT-I/SN is sourced from the original manufacturer or authorized distributors?
All 93LC46BXT-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46BXT-I/SN meets industry standards.
7.What is the process for return or replacement of 93LC46BXT-I/SN?
All 93LC46BXT-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46BXT-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46BXT-I/SN part is unused and in its original packaging.
Return procedure for 93LC46BXT-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46BXT-I/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
