Microchip Technology 93LC46BXT/SN
- Part No.:
- 93LC46BXT/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC46BXT/SN.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:4,057
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46BXT/SN from Microchip Technology Inc. is a 1Kbit (64 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, 2.5–5.5 V supply range, and industrial/automotive temperature support (−40°C to +125°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, Ready/Busy status signaling via DO pin, and 1 million erase/write endurance - used for configuration storage in microcontroller-based embedded systems.
For engineers reviewing the 93LC46BXT/SN datasheet, 93LC46BXT/SN pinout, 93LC46BXT/SN application, or 93LC46BXT/SN equivalent, key selection considerations include its fixed 16-bit word organization (no ORG pin), SOIC-8 package (SN), 2.5 V minimum operating voltage, automotive-grade temperature rating, and compatibility with legacy Microwire controllers requiring dedicated x16 data width.
Technical Context
The 93LC46BXT/SN implements a synchronous serial Microwire interface with CS, CLK, DI, and DO signals - no ORG pin (dedicated 16-bit mode). All instructions (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS) are initiated by a Start bit followed by opcode, address (6-bit for 64-word array), and data (16 bits), requiring 25 clock cycles for READ/WRITE/WRAL.
It uses internal auto-erase-before-write logic and supports sequential read. Power-on reset disables write functions until EWEN is issued; write protection is enforced via EWDS after each operation and VCC brown-out detection (1.5 V threshold). The DO pin serves dual role: data output during READ and Ready/Busy status indicator during programming.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (64 words × 16 bits) - fixed x16 organization; no ORG pin required. |
| Supply voltage | 2.5 V to 5.5 V - supports wide-range industrial and automotive power rails; POR activates at 1.5 V. |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - no SPI mode; requires master to manage start condition and timing. |
| Write cycle time | 6 ms typical - self-timed erase+write; no external delay needed; WRAL completes in 15 ms. |
| Endurance & retention | 1,000,000 erase/write cycles; >200 years data retention - validated at 25°C, 5.0 V. |
| Temperature range | −40°C to +125°C - qualified for automotive (E-temp) applications per device selection table. |
| Package | 8-lead SOIC (SN) - standard footprint; Pb-free matte tin finish; pinout matches industry SOIC-8 layout. |
Pinout & Package
8-lead SOIC (SN) package with standard JEDEC MS-012AC outline; body dimensions 4.9 mm × 3.9 mm × 1.75 mm; lead pitch 1.27 mm; RoHS-compliant matte tin plating.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held high ≥250 ns between instructions; initiates self-timed write on falling edge. |
| 2 (CLK) | Serial Clock | Synchronizes all data transfers; rising-edge sampling for DI and DO; stoppable mid-sequence. |
| 3 (DI) | Data Input | Accepts Start bit, opcodes, addresses, and 16-bit write data; tied to DO only with series resistor to avoid bus conflict. |
| 4 (DO) | Data Output / Status | Outputs 16-bit read data or Ready/Busy (low = busy); enters High-Z when CS low or during non-read states. |
| 5 (VSS) | Ground | Reference for all I/O and internal circuitry; must be connected directly to system ground plane. |
| 6 (NC) | No Connect | Internally unconnected; must remain floating - not tied to VSS, VCC, or any signal. |
| 7 (NC) | No Connect | Internally unconnected; must remain floating - not tied to VSS, VCC, or any signal. |
| 8 (VCC) | Power Supply | 2.5–5.5 V supply input; includes internal POR circuit that inhibits writes below 1.5 V. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control or polling delays - internal state machine manages full auto-erase+program sequence. |
| Ready/Busy status on DO | Enables real-time status monitoring without additional pins - DO asserts low during active programming, high when ready. |
| Automatic ERAL before WRAL | Guarantees clean memory state before bulk write - eliminates risk of partial overwrite or data corruption in WRAL mode. |
| EWEN/EWDS write protection | Hardware-level lock prevents accidental writes - device powers up in EWDS state; explicit EWEN required before each write session. |
| 16-bit dedicated organization | Optimizes throughput for systems using 16-bit data paths - avoids software bit-packing/unpacking required with x8 variants. |
Applications
| Industrial Sensor Calibration | Automotive Body Control Module |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and linearization tables in pressure or temperature sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced to MCU via Microwire; accessed during power-up initialization. Use Value: Enables field-replaceable sensor modules with unique calibration data preserved across power cycles and firmware updates. | Use Scenario: Retaining user preferences (seat position, mirror angle, lighting settings) and fault log history in vehicle body control units. IC Role / Device Role / Timing Role: Dedicated x16 EEPROM for fast parameter storage; accessed asynchronously during CAN message handling or wake-up events. Use Value: Supports ASIL-B relevant data integrity via built-in write-protection (EWDS) and 125°C operation in under-hood environments. |
| Medical Device Configuration | Industrial PLC I/O Module |
Use Scenario: Holding safety-critical operational parameters (alarm thresholds, dose limits, calibration dates) in portable infusion pumps or diagnostic equipment. IC Role / Device Role / Timing Role: Secure, low-power configuration store with POR-driven write inhibition - prevents corruption during brown-out conditions. Use Value: Meets IEC 62304 requirements for data retention (>200 years) and endurance (1M cycles) in battery-backed medical systems. | Use Scenario: Storing module identification (vendor ID, revision, channel count) and analog input scaling factors in modular PLC backplanes. IC Role / Device Role / Timing Role: Plug-and-play configuration memory read at boot; supports hot-swap detection via CS-controlled addressing. Use Value: Enables deterministic module enumeration and auto-scaling without host firmware modification - reduces commissioning time. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-I/SN | Same 64×16-bit organization and SOIC-8 package, but rated for −40°C to +85°C (I-temp only). | Lacks automotive temperature qualification; unsuitable for under-hood or engine-control applications. | Select 93LC46B-I/SN only for cost-sensitive industrial designs where extended temperature is not required. |
| AT25010B-MAHL-T | 1 Kbit SPI EEPROM (128×8), 1.8–5.5 V, SOIC-8; supports SPI Mode 0/3, not Microwire. | Requires SPI-capable MCU; incompatible instruction set and timing - not drop-in replaceable. | Choose AT25010B-MAHL-T only when migrating to SPI architecture or needing lower 1.8 V operation. |
Compared with 93LC46B-I/SN, the 93LC46BXT/SN adds automotive temperature support and identical pinout/functionality; versus AT25010B-MAHL-T, it retains Microwire compatibility but lacks SPI flexibility and 1.8 V capability - critical for legacy controller integration.
Availability
93LC46BXT/SN is available at Aetrix Electronics and suitable for automotive body electronics, industrial sensor calibration, medical device configuration, and PLC I/O modules requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 93LC46BXT/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46BXT/SN belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for reliable, low-power nonvolatile storage in resource-constrained embedded systems using Microwire-compatible controllers.
FAQ
What is the memory organization of the 93LC46BXT/SN?
The 93LC46BXT/SN has a fixed 64 × 16-bit (1 Kbit) organization - it is a 'B' variant, meaning no ORG pin is present and word size is permanently configured for 16-bit access. This differs from 'C' variants which use the ORG pin to select between x8/x16 modes, and from 'A' variants which are fixed x8. The 93LC46BXT/SN delivers two bytes per READ/WRITE cycle without software bit manipulation.
Does the 93LC46BXT/SN require an external pull-up resistor on the DO pin?
No, the 93LC46BXT/SN does not require an external pull-up on DO. During READ, DO actively drives logic levels; during non-read states (including standby and programming), DO enters High-Z. However, if DI and DO are shorted (common-bus configuration), a series resistor (e.g., 10 kΩ) is required between them to prevent bus conflict when A0 is high during the dummy zero phase of READ - this protects both the 93LC46BXT/SN and driving circuitry.
How does write protection work on the 93LC46BXT/SN?
The 93LC46BXT/SN implements hardware-level write protection via EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) instructions. It powers up in EWDS state - all erase/write commands are ignored until EWEN is issued. After successful programming, issuing EWDS relocks the device. This prevents accidental overwrites due to noise, glitches, or software errors. Additionally, internal POR disables writes below 1.5 V, adding power-rail protection.
What is the maximum clock frequency supported by the 93LC46BXT/SN?
The 93LC46BXT/SN supports a maximum clock frequency of 3 MHz when VCC is 4.5 V to 5.5 V, 2 MHz at 2.5 V to 4.5 V, and 1 MHz at 1.8 V to 2.5 V. Since the 93LC46BXT/SN is rated for 2.5–5.5 V operation, its practical maximum is 3 MHz. Each instruction requires a defined number of clock cycles (e.g., 25 for READ/WRITE), and timing parameters like TCKH (clock high time) and TCKL (clock low time) must be met per voltage range.
Can the 93LC46BXT/SN be used in place of a 93LC46B-I/SN?
Yes, the 93LC46BXT/SN is a direct functional and pin-compatible replacement for the 93LC46B-I/SN, sharing identical SOIC-8 (SN) packaging, 64×16-bit organization, Microwire interface, and instruction set. The key difference is temperature rating: 93LC46BXT/SN is qualified for −40°C to +125°C (E-temp), while 93LC46B-I/SN is limited to −40°C to +85°C (I-temp). No PCB or firmware changes are needed - the 93LC46BXT/SN offers extended reliability in automotive and harsh industrial environments.
93LC46BXT/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC46BXT/SN FAQ
1.How can I place an order for 93LC46BXT/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46BXT/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46BXT/SN reliable?
The price and inventory of 93LC46BXT/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46BXT/SN is usually 5 days.
3.What payment methods are accepted for 93LC46BXT/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46BXT/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46BXT/SN?
93LC46BXT/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46BXT/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46BXT/SN?
For technical support, including 93LC46BXT/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46BXT/SN requirements.
6.How does Aetrix verify that 93LC46BXT/SN is sourced from the original manufacturer or authorized distributors?
All 93LC46BXT/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46BXT/SN meets industry standards.
7.What is the process for return or replacement of 93LC46BXT/SN?
All 93LC46BXT/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46BXT/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46BXT/SN part is unused and in its original packaging.
Return procedure for 93LC46BXT/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46BXT/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
