My Inquiry
My Account
Microchip Technology 93LC46C-E/P
- Part No.:
- 93LC46C-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93LC46C-E/P.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:4,417
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46C-E/P from Microchip Technology Inc. is a 1 Kbit low-voltage serial EEPROM with Microwire-compatible 3-wire interface, ORG-pin-selectable 8-/16-bit word organization, and industrial/automotive temperature support (−40°C to +125°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and 1,000,000 endurance cycles. Used in microcontroller configuration storage, calibration data retention, and firmware parameter backup.
For engineers reviewing the 93LC46C-E/P datasheet, 93LC46C-E/P pinout, 93LC46C-E/P application, or 93LC46C-E/P equivalent, key selection criteria include VCC range (2.5–5.5 V), ORG-configurable memory width, Ready/Busy status signaling via DO, sequential read capability, and automotive-grade reliability for embedded control systems.
Technical Context
The 93LC46C-E/P implements a synchronous serial Microwire interface with CS, CLK, and DI/DO signals. Its ORG pin determines whether the internal 1Kbit array is accessed as 128 × 8-bit (ORG = VSS) or 64 × 16-bit (ORG = VCC), enabling flexible host bus alignment without external logic.
It uses self-timed erase/write cycles with auto-erase prior to write, supports ERAL and WRAL commands, and provides hardware-level data protection via VCC detection (VPOR = 1.5 V typical) and EWEN/EWDS lockout states. Ready/Busy status is actively signaled on DO during programming, requiring CS high ≥250 ns after TCSL to sample.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8-bit or 64 × 16-bit, selectable via ORG pin) |
| VCC Range | 2.5 V to 5.5 V - supports wide-supply industrial and automotive rails |
| Endurance | 1,000,000 erase/write cycles - enables long-term field calibration updates |
| Data Retention | 200 years at +25°C - ensures nonvolatile storage integrity over product lifetime |
| Write Cycle Time | 6 ms (TWC) - defines minimum time between successive write operations |
| Max Clock Frequency | 3 MHz at VCC ≥4.5 V - sets maximum SPI-like throughput for configuration reads/writes |
| Temperature Range | −40°C to +125°C (Automotive E grade) - qualified for under-hood and motor-control environments |
| Interface | 3-wire Microwire-compatible (CS, CLK, DI/DO) - minimal GPIO usage on resource-constrained MCUs |
Pinout & Package
93LC46C-E/P is supplied in an 8-lead PDIP package (P suffix), with lead finish Matte Tin (Pb-free). Pin 1 is marked by laser dot; package conforms to JEDEC MS-001 standard.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns (TCSL) between instructions; deselects device into standby but allows ongoing write completion |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks opcode/address/data in and data out; stoppable mid-sequence without corruption |
| DI | Data Input | Receives Start bit, opcodes, addresses, and write data; shares net with DO only if external current-limiting resistor is used |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS is low or during non-read phases |
| VSS | Ground | Reference for all digital and analog circuitry; must be low-impedance connection to system ground plane |
| ORG | Organization Control | Logic-high selects 64 × 16-bit mode; logic-low selects 128 × 8-bit mode; must be externally biased - not NC on 'C' variants |
| NC | No Internal Connection | Pin 7 is unconnected internally; may be left floating or tied to ground per layout best practice |
| VCC | Power Supply | 2.5–5.5 V supply; includes internal POR circuit (VPOR = 1.5 V typ.) that inhibits all operations below threshold |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin-selectable word size | Eliminates need for external multiplexing or software byte-swapping when interfacing with 8-bit or 16-bit MCU data buses |
| Self-timed erase/write with auto-erase | Removes requirement for precise timing control from host MCU - simplifies driver implementation and reduces firmware overhead |
| ERAL before WRAL execution | Guarantees full array erasure prior to bulk write, preventing partial-data corruption during firmware update sequences |
| Ready/Busy status on DO pin | Enables polling-based operation without dedicated interrupt lines - critical for cost-sensitive, pin-limited embedded designs |
| Power-on/off data protection | Hardware-enforced write inhibition below VPOR (1.5 V) prevents accidental writes during brown-out or power ramp conditions |
| 1,000,000 endurance cycles | Supports daily field calibration updates for >27 years - suitable for predictive maintenance and adaptive control applications |
Applications
| Motor Control Configuration Storage | Industrial Sensor Calibration Data |
|---|---|
Use Scenario: Storing motor phase timing offsets, current limit thresholds, and PID coefficients in BLDC inverter modules. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at startup and updated during field service via UART-to-MCU bridge. Use Value: Enables factory calibration persistence across power cycles and firmware upgrades without external battery backup. | Use Scenario: Retaining sensor-specific gain/offset compensation values in pressure transmitters deployed in oil & gas pipelines. IC Role / Device Role / Timing Role: Serial EEPROM interfaced directly to sensor signal conditioner MCU for one-time calibration write and frequent read access. Use Value: Achieves ±0.1% full-scale accuracy over −40°C to +125°C without recalibration due to guaranteed 200-year data retention. |
| Automotive Body Control Module (BCM) | Medical Infusion Pump Parameter Backup |
Use Scenario: Saving user preferences (window position, mirror angle, seat memory) in automotive BCMs operating in under-dash environments. IC Role / Device Role / Timing Role: Microwire EEPROM connected to 8-bit automotive MCU; accessed during ignition-on initialization and button-press events. Use Value: Qualified to AEC-Q100 Grade 1 (−40°C to +125°C) and supports 1M endurance - withstands 10+ years of daily vehicle use. | Use Scenario: Backing up drug concentration, flow rate limits, and alarm thresholds in Class II infusion pumps requiring FDA 21 CFR Part 11 compliance. IC Role / Device Role / Timing Role: Secure, tamper-resistant nonvolatile memory storing safety-critical parameters validated at power-up before delivery initiation. Use Value: Hardware write-protection (EWDS/EWEN) and VCC-sensing prevent unauthorized or erroneous parameter changes during runtime or power transitions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46B-E/P | Dedicated 64 × 16-bit organization; no ORG pin - fixed 16-bit interface | Requires 16-bit host data path; eliminates ORG routing but lacks flexibility for mixed-bus systems | Select when host MCU has native 16-bit SPI/Microwire peripheral and space for fixed-width interface |
| AT25010B-MAHL-T | 1 Kbit SPI interface (4-wire), 1.8–5.5 V, 20 MHz max clock, no ORG pin | Uses standard SPI protocol instead of Microwire; requires additional CS and SO pins; higher speed but different command set | Choose for designs already using SPI peripherals and needing faster random access; verify command compatibility in firmware |
Compared with 93LC46B-E/P, the 93LC46C-E/P offers configurable word width for dual-bus compatibility; compared with AT25010B-MAHL-T, it retains Microwire simplicity and lower pin count but trades off peak throughput for deterministic timing and legacy ecosystem support.
Availability
93LC46C-E/P is available at Aetrix Electronics and suitable for motor control configuration storage, industrial sensor calibration data, and automotive body control modules requiring stable component supply across extended temperature ranges and long production lifecycles.
Supply support for 93LC46C-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona.
The 93LC46C belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for low-power, pin-efficient nonvolatile storage in resource-constrained embedded systems across industrial, automotive, and medical applications.
FAQ
What is the function of the ORG pin on the 93LC46C-E/P?
The ORG pin on the 93LC46C-E/P selects memory organization: logic high (VCC) configures the 1 Kbit array as 64 × 16-bit, while logic low (VSS) configures it as 128 × 8-bit. This pin is functional only on 'C' variants like the 93LC46C-E/P and must be externally biased - it is not NC. The 93LC46C-E/P does not operate correctly if ORG is left floating.
Does the 93LC46C-E/P support both 8-bit and 16-bit microcontrollers?
Yes, the 93LC46C-E/P supports both 8-bit and 16-bit microcontrollers via its ORG pin. When ORG = VSS, it presents a 128 × 8-bit interface compatible with 8-bit MCUs; when ORG = VCC, it presents a 64 × 16-bit interface for 16-bit MCUs. This eliminates the need for external data-width conversion logic and simplifies firmware across heterogeneous platforms.
What is the minimum VCC required for reliable operation of the 93LC46C-E/P?
The 93LC46C-E/P incorporates a power-on reset circuit with a typical detection threshold (VPOR) of 1.5 V. Below this voltage, all internal operations-including read, write, and erase-are inhibited to prevent data corruption. Reliable functional operation begins at VCC ≥2.5 V, which is the specified minimum supply voltage for the 93LC46C-E/P across its full temperature range.
How does the Ready/Busy status work on the 93LC46C-E/P DO pin?
The DO pin of the 93LC46C-E/P serves dual purpose: data output during READ and Ready/Busy status during programming. After initiating ERASE, WRITE, ERAL, or WRAL, bringing CS high for ≥250 ns (TCSL) enables status polling - DO = low indicates active programming, DO = high indicates completion. The 93LC46C-E/P must be in EWEN state for status to be valid.
Is the 93LC46C-E/P RoHS compliant and Pb-free?
Yes, the 93LC46C-E/P is RoHS compliant and features a Matte Tin (Sn) Pb-free finish per JEDEC standards. All packages in the 93XX46 family, including the PDIP variant denoted by the 'P' suffix in 93LC46C-E/P, meet RoHS Directive 2011/65/EU requirements and carry the Pb-free JEDEC designator '3e' in marking.
93LC46C-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93LC46C-E/P FAQ
1.How can I place an order for 93LC46C-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46C-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46C-E/P reliable?
The price and inventory of 93LC46C-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46C-E/P is usually 5 days.
3.What payment methods are accepted for 93LC46C-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46C-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46C-E/P?
93LC46C-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46C-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46C-E/P?
For technical support, including 93LC46C-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46C-E/P requirements.
6.How does Aetrix verify that 93LC46C-E/P is sourced from the original manufacturer or authorized distributors?
All 93LC46C-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46C-E/P meets industry standards.
7.What is the process for return or replacement of 93LC46C-E/P?
All 93LC46C-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46C-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46C-E/P part is unused and in its original packaging.
Return procedure for 93LC46C-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46C-E/P Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
