Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 93LC46C-I/SN

Name: 93LC46C-I/SN
Brand: Microchip Technology
SKU: 93LC46C-I/SN
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 93LC46C-I/SN

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-SOIC (0.154", 3.90mm Width)

Datasheet:: 93LC46C-I/SN.pdf

Description:: IC EEPROM 1KBIT MICROWIRE 8SOIC

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:684

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

93LC46C-I/SN from Microchip Technology Inc. is a 1 Kbit (128 × 8 or 64 × 16) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, ORG pin for runtime word-size selection, and industrial temperature range (−40°C to +85°C). It supports self-timed erase/write cycles, automatic ERAL/WRAL, and power-on/off data protection. Used in microcontroller-based systems for parameter storage, calibration data retention, and configuration memory.

For engineers reviewing the 93LC46C-I/SN datasheet, 93LC46C-I/SN pinout, 93LC46C-I/SN application, or 93LC46C-I/SN equivalent, key selection considerations include V_CC range (2.5–5.5 V), ORG-configurable organization, Ready/Busy status signaling via DO, sequential read capability, and 1 million endurance cycles with >200-year data retention.

Technical Context

The 93LC46C-I/SN implements a synchronous 3-wire Microwire interface with CS, CLK, and DI/DO lines. Its ORG pin determines whether the device operates in 8-bit (ORG = V_SS) or 16-bit (ORG = V_CC) mode, directly affecting instruction length, address width (7-bit vs. 6-bit), and data transfer format (D7–D0 vs. D15–D0).

It features hardware-level data protection including power-on reset detection (V_POR = 1.5 V typical), EWEN/EWDS command locking, and automatic ERAL before WRAL. Programming cycles are self-timed (6 ms typical for erase/write, 6 ms for ERAL, 15 ms for WRAL at V_CC ≥ 4.5 V), with Ready/Busy status readable on DO after TCSL ≥ 250 ns.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory Size	1 Kbit (128 × 8-bit or 64 × 16-bit, selectable via ORG pin)
V_CC Range	2.5 V to 5.5 V - supports direct interface with 3.3 V and 5 V microcontrollers without level shifters
Interface	Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - minimal GPIO usage, no SPI mode bits required
Endurance	1,000,000 erase/write cycles - suitable for frequent field-updatable configuration storage
Data Retention	>200 years at 25°C - ensures long-term reliability in unpowered storage applications
Temp Range	−40°C to +85°C (Industrial grade) - validated for embedded control, industrial HMI, and automotive body electronics
Write Cycle Time	6 ms typical (erase + write) - enables predictable timing budgeting in real-time firmware

Pinout & Package

93LC46C-I/SN is packaged in an 8-lead SOIC (SN) with Pb-free Matte Tin finish. Pin 1 is marked by laser dot; package dimensions conform to JEDEC MS-012AA.

Pin/Terminal	Circuit Role	Design Meaning
CS	Chip Select	Active-high enable; must be held low ≥250 ns between instructions; initiates self-timed programming on falling edge (93LC)
CLK	Serial Clock	Synchronizes all data transfers; rising-edge sampled for DI input and DO output; stoppable mid-sequence
DI	Data Input	Accepts Start bit, opcode, address, and write data; may share trace with DO if series resistor used
DO	Data Output / Status	Outputs read data or Ready/Busy status (low = busy); enters High-Z on CS falling edge
V_SS	Ground	Reference for all I/O and internal logic; must be low-impedance connection
ORG	Organization Select	Logic high → 64×16 mode; logic low → 128×8 mode; must be externally biased, not floating
NC	No Connect	Internally unconnected; must be left open or tied to V_SS/V_CC per layout best practice
V_CC	Power Supply	Supplies core and I/O; POR threshold 1.5 V ensures data integrity during brown-out

Key Features

Feature	Design Value
ORG-pin configurable organization	Enables single BOM part to support both 8-bit and 16-bit host MCU interfaces without redesign
Self-timed erase/write with auto-erase	Eliminates need for external timing control or polling delays beyond TWC specification
Automatic ERAL before WRAL	Guarantees full-array readiness before bulk write, preventing partial-write corruption
Ready/Busy status on DO pin	Allows efficient polling without dedicated status lines or additional GPIO resources
Power-on/off data protection	Hardware lockout below V_POR prevents inadvertent writes during power ramp-up/down

Applications

Industrial Sensor Calibration	Consumer Appliance Configuration
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and user-adjusted thresholds in HVAC sensors. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at startup and during field recalibration. Use Value: Maintains accuracy across power cycles; ORG flexibility allows reuse across 8-bit and 16-bit sensor signal processors.	Use Scenario: Saving user preferences (temperature setpoints, cycle modes, language) in smart washing machines. IC Role / Device Role / Timing Role: Parameter storage element interfaced to 8-bit MCU via Microwire; written during menu navigation. Use Value: 1M endurance supports daily adjustments over 10+ years; 2.5 V min V_CC enables direct use with battery-backed MCU rails.
Automotive Body Control Module	Medical Diagnostic Device Settings
Use Scenario: Storing door lock logic states, mirror position memory, and lighting profiles in BCMs operating across −40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-grade EEPROM providing tamper-resistant, long-retention storage for safety-critical configuration. Use Value: Qualified for automotive E-temp variants; this I-temp version meets industrial requirements with identical pinout and timing.	Use Scenario: Retaining calibration constants, test history, and operator IDs in portable ultrasound units. IC Role / Device Role / Timing Role: Secure nonvolatile memory for FDA-regulated data; accessed only during boot and maintenance mode. Use Value: >200-year data retention satisfies medical device archival requirements; RoHS compliance supports global regulatory submissions.

Industrial Sensor Calibration

Consumer Appliance Configuration

Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and user-adjusted thresholds in HVAC sensors.

IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at startup and during field recalibration.

Use Value: Maintains accuracy across power cycles; ORG flexibility allows reuse across 8-bit and 16-bit sensor signal processors.

Use Scenario: Saving user preferences (temperature setpoints, cycle modes, language) in smart washing machines.

IC Role / Device Role / Timing Role: Parameter storage element interfaced to 8-bit MCU via Microwire; written during menu navigation.

Use Value: 1M endurance supports daily adjustments over 10+ years; 2.5 V min V_CC enables direct use with battery-backed MCU rails.

Automotive Body Control Module

Medical Diagnostic Device Settings

Use Scenario: Storing door lock logic states, mirror position memory, and lighting profiles in BCMs operating across −40°C to +85°C.

IC Role / Device Role / Timing Role: Industrial-grade EEPROM providing tamper-resistant, long-retention storage for safety-critical configuration.

Use Value: Qualified for automotive E-temp variants; this I-temp version meets industrial requirements with identical pinout and timing.

Use Scenario: Retaining calibration constants, test history, and operator IDs in portable ultrasound units.

IC Role / Device Role / Timing Role: Secure nonvolatile memory for FDA-regulated data; accessed only during boot and maintenance mode.

Use Value: >200-year data retention satisfies medical device archival requirements; RoHS compliance supports global regulatory submissions.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
93LC46B-I/SN	Dedicated 64×16 organization; no ORG pin - fixed 16-bit interface	Requires 16-bit host interface; eliminates ORG routing but reduces design flexibility	Select when host MCU uses only 16-bit data path and board space permits fixed-organization part
93LC46A-I/SN	Dedicated 128×8 organization; no ORG pin - fixed 8-bit interface	Optimized for 8-bit MCUs; removes ORG bias network and simplifies layout	Select when system exclusively uses 8-bit communication and ORG configurability is unnecessary

Compared with 93LC46B-I/SN and 93LC46A-I/SN, the 93LC46C-I/SN provides hardware-selectable organization in a single footprint - reducing BOM count and enabling one firmware image to support multiple hardware revisions through ORG pin strapping.

Availability

93LC46C-I/SN is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer appliance configuration, and automotive body control modules requiring stable component supply across extended product lifecycles.

Supply support for 93LC46C-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design, manufacturing, and sales operations.

The 93LC46C belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power embedded systems requiring reliable, byte-erasable nonvolatile storage with minimal pin count and software overhead.

FAQ

What is the function of the ORG pin on the 93LC46C-I/SN?

The ORG pin on the 93LC46C-I/SN selects memory organization: logic high (V_CC) configures 64 × 16-bit mode, while logic low (V_SS) configures 128 × 8-bit mode. This pin must be externally biased - it cannot float. The 93LC46C-I/SN uses this pin to dynamically adapt to host MCU data bus width, unlike fixed-organization variants (93LC46A/B-I/SN). All timing and instruction formats change accordingly.

Does the 93LC46C-I/SN support sequential read operation?

Yes, the 93LC46C-I/SN supports sequential read: when CS remains high after a READ instruction, the internal address counter automatically increments, and subsequent clock edges output the next memory location's data on DO. This enables efficient block reads without reissuing opcodes or addresses, reducing firmware overhead and bus traffic during configuration loading.

What is the minimum V_CC required for reliable operation of the 93LC46C-I/SN?

The 93LC46C-I/SN requires V_CC ≥ 2.5 V for full specification compliance across its industrial temperature range (−40°C to +85°C). Below 2.5 V, functionality is not guaranteed - the power-on reset circuit disables write operations below ~1.5 V (typical V_POR), and AC parameters like F_CLK max and TPD degrade outside rated conditions. Always maintain V_CC within 2.5–5.5 V.

How does the Ready/Busy status work on the 93LC46C-I/SN DO pin?

The DO pin of the 93LC46C-I/SN serves dual purpose: during READ, it outputs data; during erase/write, it signals Ready/Busy. After initiating a program cycle, bring CS high for ≥250 ns (TCSL), then sample DO - low indicates ongoing operation, high indicates completion. DO returns to High-Z on CS falling edge. No external pull-up is required as DO drives actively.

Is the 93LC46C-I/SN RoHS compliant and Pb-free?

Yes, the 93LC46C-I/SN is RoHS compliant and features a Pb-free Matte Tin (Sn) finish per JEDEC standard. The "SN" suffix explicitly denotes the 8-lead SOIC package with this finish. Package markings include the "3e" Pb-free JEDEC designator, and the device meets exemption 7a for lead in high-melting-temperature solder alloys.

93LC46C-I/SN Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-SOIC (0.154", 3.90mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Not Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 1Kbit

Memory Organization:: 128 x 8, 64 x 16

Memory Interface:: Microwire

Clock Frequency:: 3 MHz

Write Cycle Time - Word, Page:: 6ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-SOIC

93LC46C-I/SN FAQ

1.How can I place an order for 93LC46C-I/SN through Aetrix?

Please submit a Request for Quotation (RFQ) for 93LC46C-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 93LC46C-I/SN reliable?

The price and inventory of 93LC46C-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46C-I/SN is usually 5 days.

3.What payment methods are accepted for 93LC46C-I/SN?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46C-I/SN transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 93LC46C-I/SN?

93LC46C-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 93LC46C-I/SN order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 93LC46C-I/SN?

For technical support, including 93LC46C-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46C-I/SN requirements.

6.How does Aetrix verify that 93LC46C-I/SN is sourced from the original manufacturer or authorized distributors?

All 93LC46C-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46C-I/SN meets industry standards.

7.What is the process for return or replacement of 93LC46C-I/SN?

All 93LC46C-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46C-I/SN, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 93LC46C-I/SN part is unused and in its original packaging.

Return procedure for 93LC46C-I/SN:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…