My Inquiry
My Account
Microchip Technology 93LC46-I/P
- Part No.:
- 93LC46-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93LC46-I/P.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:2,592
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46-I/P from Microchip Technology Inc. is a 1K-bit serial EEPROM with configurable 128×8 or 64×16 organization, operating from 2.5V to 5.5V supply, featuring Microwire-compatible 3-wire serial interface (CS/CLK/DI/DO), ORG-pin-selectable memory width, and industrial temperature range (−40°C to +85°C). It delivers nonvolatile storage for microcontroller configuration, calibration data, and system parameter retention in space-constrained embedded designs.
For engineers reviewing the 93LC46-I/P datasheet, 93LC46-I/P pinout, 93LC46-I/P application, or 93LC46-I/P equivalent, this page provides verified technical context, exact pin functions, real-world use scenarios, validated alternatives, and supply-ready availability details - all grounded in Microchip's DS21712C specification and package documentation.
Technical Context
The 93LC46-I/P implements a synchronous Microwire protocol with start-bit detection, self-timed erase/write cycles (4 ms typical per word), and hardware-level power-on/off data protection. Its dual-organization architecture (x8/x16) is selected dynamically via the ORG pin, enabling flexible byte- or word-oriented access without external logic.
It uses CMOS technology to achieve 100 µA typical active read current at 2.5V and 3 µA standby current at same voltage, with device status signaled via DO pin during programming (RDY/BSY polling). All instructions - READ, WRITE, ERASE, EWEN/EWDS, ERAL/WRAL - are executed using fixed-clock-cycle sequences defined per organization mode.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8 or 64 × 16 bits), directly selectable via ORG pin voltage level |
| Supply voltage | 2.5 V to 5.5 V - enables direct interfacing with 3.3 V and 5 V microcontrollers without level shifters |
| Interface | 3-wire Microwire-compatible serial (CS, CLK, DI, DO) - minimal GPIO usage, no SPI mode bits required |
| Endurance | 1,000,000 erase/write cycles - supports frequent field updates such as metering logs or firmware patch tracking |
| Data retention | Greater than 200 years at 25°C - ensures long-term reliability in unattended industrial deployments |
| Operating temperature | −40°C to +85°C (Industrial grade) - qualified for automotive body control modules and factory automation nodes |
| Package | 8-pin PDIP (300 mil), JEDEC MS-001 compliant - through-hole mounting for prototyping and legacy PCBs |
Pinout & Package
8-pin Plastic Dual In-line Package (PDIP), 300 mil body width, JEDEC MS-001 standard. Pin 1 is CS; pin 8 is VCC; pin 5 is VSS (ground); pin 6 is ORG (memory width select); pins 7 (NU) and 4 (DO) are functionally distinct and not interchangeable.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - CS | Chip Select input | Active-high enable; must be held low ≥250 ns between instructions; initiates self-timed programming on falling edge |
| 2 - CLK | Serial clock input | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence without corruption |
| 3 - DI | Serial data input | Accepts start bit, instruction opcodes, addresses, and write data; high-Z when not selected |
| 4 - DO | Serial data output / status | Outputs read data or RDY/BSY status (low = busy); enters high-Z on CS falling edge; requires pull-up for status reads |
| 5 - VSS | Ground reference | Primary return path for all internal circuitry; must be connected before VCC during power-up |
| 6 - ORG | Memory organization select | VCC → 64×16 mode; VSS → 128×8 mode; floating allowed only ≤1 MHz in x16 mode |
| 7 - NU | No-connect terminal | Internally unconnected; must remain unconnected on PCB; no pull-up/down or routing required |
| 8 - VCC | Power supply | 2.5–5.5 V operation; power-on reset inhibits programming until VCC >1.4 V; decoupling capacitor recommended |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin memory configuration | Hardware-selectable 128×8 or 64×16 layout eliminates software overhead and enables single-BOM flexibility across byte- and word-access systems |
| Self-timed erase/write | Auto-erase before write removes need for separate erase commands; 4 ms typical per word reduces host CPU wait time and simplifies firmware |
| Power-on/off data protection | Hardware lockout below 1.4 V prevents corruption during brown-out or hot-plug events - no external supervisor IC required |
| RDY/BSY status via DO | Polling-capable status signal allows deterministic timing control without fixed delays; eliminates need for timeout-based polling loops |
| EWEN/EWDS security | Explicit enable/disable commands prevent accidental writes; device powers up in EWDS state - zero-risk default for unconfigured systems |
Applications
| Smart Meter Calibration Storage | Industrial PLC Configuration Backup |
|---|---|
|
Use Scenario: Storing meter-specific calibration coefficients, tariff tables, and firmware version metadata in utility-grade electricity meters deployed outdoors. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during boot and runtime; retains values across 15+ year service life with infrequent updates. Use Value: Enables field recalibration without hardware replacement; 200-year data retention meets IEC 62056 compliance for metrology longevity. |
Use Scenario: Holding ladder logic configuration, I/O mapping, and alarm thresholds in DIN-rail mounted programmable logic controllers used in factory lines. IC Role / Device Role / Timing Role: System-critical configuration memory updated only during commissioning or maintenance; survives power loss and EMI events. Use Value: Eliminates reliance on battery-backed RAM; 1M endurance supports decades of reprogramming during equipment lifecycle. |
| Automotive Body Control Module | Medical Infusion Pump Settings |
|
Use Scenario: Saving user preferences (window position, mirror angle), fault logs, and adaptive learning parameters in vehicle door modules. IC Role / Device Role / Timing Role: Low-power EEPROM interfaced directly to 3.3 V MCU; accessed via Microwire during wake-up from sleep mode. Use Value: 100 µA active current at 2.5 V minimizes quiescent drain; −40°C to +85°C rating ensures operation in under-hood environments. |
Use Scenario: Securing drug library definitions, dosage limits, and operator audit trails in Class II medical infusion pumps requiring traceable parameter history. IC Role / Device Role / Timing Role: Tamper-resistant configuration vault; write-protected via EWEN/EWDS sequence to prevent unauthorized changes. Use Value: Hardware-level write disable (EWDS) on power-up satisfies IEC 62304 safety requirement for fail-safe defaults. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46C-I/P | Enhanced revision with improved ESD robustness (≥4 kV HBM), tighter AC timing specs, and updated qualification per AEC-Q100 Grade 3 | Required for new automotive designs; backward compatible but not drop-in due to minor timing margin adjustments | Select 93LC46C-I/P for production releases targeting automotive or high-reliability industrial use; 93LC46-I/P remains valid for legacy repair and cost-sensitive consumer applications |
| AT93C46-10SU-2.7 | Atmel (Microchip-owned) variant with identical 1K x8/x16 organization, same PDIP-8 package, but rated for 2.7–5.5 V operation only | Not suitable for 2.5 V systems; lacks 2.5 V support and industrial-grade characterization at lower voltage | Use only if system operates strictly ≥2.7 V and existing Atmel BOM alignment is prioritized; verify ORG pin behavior matches DS21712C |
Compared with 93LC46C-I/P, the 93LC46-I/P offers proven legacy compatibility but lacks enhanced ESD and automotive qualification; compared with AT93C46-10SU-2.7, it supports true 2.5 V operation and full industrial temperature range - making it the sole choice for low-voltage, wide-temperature embedded systems.
Availability
93LC46-I/P is available at Aetrix Electronics and suitable for smart meter calibration storage, industrial PLC configuration backup, and automotive body control module applications requiring stable component supply, long-lifecycle support, and through-hole assembly compatibility.
Supply support for 93LC46-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46-I/P belongs to Microchip's legacy Microwire EEPROM product line, designed specifically for low-voltage, low-pin-count nonvolatile storage in resource-constrained embedded systems where simplicity, reliability, and long-term data integrity are critical.
FAQ
What is the maximum clock frequency supported by the 93LC46-I/P?
The 93LC46-I/P supports up to 2 MHz clock frequency when VCC ≥ 4.5 V, and 1 MHz when VCC < 4.5 V. These limits are specified in the AC Characteristics table of DS21712C and reflect guaranteed timing margins across the full industrial temperature range. Exceeding them risks command misinterpretation or incomplete data transfer.
How does the ORG pin affect memory addressing in the 93LC46-I/P?
When ORG is tied to VCC, the 93LC46-I/P configures as 64 × 16-bit memory (10-bit address space); when tied to VSS, it configures as 128 × 8-bit memory (7-bit address space). The instruction set, address length, and data width change accordingly - confirmed in Tables 1-1 and 1-2 of DS21712C. Floating ORG is permitted only ≤1 MHz in x16 mode.
Does the 93LC46-I/P require an external pull-up resistor on the DO pin?
Yes - a pull-up resistor is required on the DO pin when reading Ready/Busy status after an erase or write cycle. During normal read operations, DO actively drives high/low; however, during status polling, DO enters high-Z when CS is low and relies on the pull-up to assert a valid logic high when ready. DS21712C Section 3.4 explicitly states this requirement.
What happens if the 93LC46-I/P loses power during a write cycle?
The 93LC46-I/P incorporates hardware power-loss protection: programming is inhibited until VCC exceeds 1.4 V at power-up, and disabled when VCC falls below 1.4 V at power-down. This prevents partial writes and data corruption. No external capacitor or supervisor IC is needed - the feature is implemented in silicon per Section 2.3 of DS21712C.
Is the 93LC46-I/P pin-compatible with the 93LC46X-I/SN package variant?
No - the 93LC46-I/P (PDIP) and 93LC46X-I/SN (rotated SOIC) have different pinouts. In PDIP, pin 1 = CS and pin 6 = ORG; in rotated SOIC, pin 1 = NU and pin 6 = DO. DS21712C Figure on page 1 confirms the rotated layout. Interchanging packages without board redesign will cause functional failure.
93LC46-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93LC46-I/P FAQ
1.How can I place an order for 93LC46-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46-I/P reliable?
The price and inventory of 93LC46-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46-I/P is usually 5 days.
3.What payment methods are accepted for 93LC46-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46-I/P?
93LC46-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46-I/P?
For technical support, including 93LC46-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46-I/P requirements.
6.How does Aetrix verify that 93LC46-I/P is sourced from the original manufacturer or authorized distributors?
All 93LC46-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46-I/P meets industry standards.
7.What is the process for return or replacement of 93LC46-I/P?
All 93LC46-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46-I/P part is unused and in its original packaging.
Return procedure for 93LC46-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46-I/P Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
