Microchip Technology 93LC46-I/SN
- Part No.:
- 93LC46-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC46-I/SN.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:502
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46-I/SN from Microchip Technology Inc. is a 1K-bit serial EEPROM with configurable 128×8 or 64×16 organization, Microwire-compatible 3-wire interface (CS/CLK/DI/DO), and industrial temperature range (−40°C to +85°C). It operates down to 2.5V, delivers 1 million erase/write cycles, and retains data for >200 years - used for parameter storage in embedded controllers, sensor calibration registers, and configuration memory in power management ICs.
For engineers reviewing the 93LC46-I/SN datasheet, 93LC46-I/SN pinout, 93LC46-I/SN application, or 93LC46-I/SN equivalent, key selection criteria include ORG-pin-selectable x8/x16 memory mapping, self-timed write/erase timing (4 ms typical per word), standby current of 3 µA at 2.5V, and SOIC-8 package compatibility with JEDEC MS-012 footprint.
Technical Context
The 93LC46-I/SN implements a synchronous serial Microwire interface with start-bit detection, opcode-driven command set (READ, WRITE, ERASE, EWEN/EWDS, ERAL/WRAL), and hardware-based Ready/Busy status reporting via DO pin during programming. Its dual-organization architecture is controlled solely by the ORG pin voltage level (VCC = x16, VSS = x8), with no internal register or software configuration required.
Internal logic includes auto-erase-before-write functionality, power-on/off data protection circuitry that inhibits programming below 1.4V, and sequential read capability when CS remains high. All erase and write operations are fully self-timed and require no external timing control beyond minimum CS low time (250 ns) between instructions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 1 Kbit (128 × 8 or 64 × 16 organization selectable via ORG pin) |
| Supply Voltage Range | 2.5V to 5.5V - enables direct interfacing with 3.3V and 5V microcontrollers without level shifting |
| Interface Protocol | Microwire 3-wire serial (CS, CLK, DI, DO) - compatible with legacy and resource-constrained MCU GPIO implementations |
| Endurance | 1,000,000 erase/write cycles - supports frequent field-updatable configuration storage in industrial equipment |
| Data Retention | >200 years at 25°C - ensures long-term reliability in unattended systems like utility meters and remote sensors |
| Standby Current | 3 µA at 2.5V - minimizes quiescent power draw in battery-backed or energy-harvesting applications |
| Write Cycle Time | 4 ms typical per word - defines minimum delay before polling DO for Ready/Busy status after WRITE/ERASE |
Pinout & Package
8-pin SOIC (JEDEC MS-012, 150-mil body), marked "93LC46-I/SN", with standard pinout (non-rotated). Pin 1 = CS, Pin 2 = CLK, Pin 3 = DI, Pin 4 = DO, Pin 5 = VSS, Pin 6 = ORG, Pin 7 = NU (not utilized), Pin 8 = VCC.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS (Pin 1) | Chip Select input | Active-high enable; must be held low ≥250 ns between instructions to reset internal state |
| CLK (Pin 2) | Serial clock input | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable at any point |
| DI (Pin 3) | Serial data input | Receives start bit, instruction opcodes, addresses, and write data; requires no pull-up/down |
| DO (Pin 4) | Serial data output / status | Outputs read data or Ready/Busy status (low = busy); high-Z when inactive; requires pull-up for reliable status read |
| VSS (Pin 5) | Ground reference | Primary return path for all internal logic and I/O; must be connected directly to system ground plane |
| ORG (Pin 6) | Memory organization select | High = 64×16 mode; low = 128×8 mode; floating only allowed ≤1 MHz in x16 mode |
| NU (Pin 7) | No-connect terminal | Internally unconnected; must remain unconnected on PCB; no routing or termination required |
| VCC (Pin 8) | Power supply | Accepts 2.5–5.5V; powers all internal logic and I/O buffers; bypass capacitor (0.1 µF) required near pin |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin memory configuration | Hardware-selectable x8 or x16 organization eliminates firmware overhead and enables single-BOM flexibility across product variants |
| Self-timed erase/write cycles | Removes need for external timing control or MCU wait-state insertion - simplifies driver code and reduces CPU load |
| Power-on/off data protection | Automatic inhibition of programming below 1.4V prevents corruption during brown-out or hot-plug events |
| Industry-standard Microwire interface | Enables drop-in replacement in legacy designs using 93Cxx EEPROMs and avoids proprietary protocol licensing or validation |
| 100 µA active read current at 2.5V | Supports ultra-low-power wake-and-read operation in battery-powered IoT endpoints with minimal voltage droop |
Applications
| Industrial Sensor Calibration | Embedded Controller Configuration |
|---|---|
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile parameter storage accessed during boot or recalibration; accessed via SPI-like GPIO bit-banging at ≤1 MHz. Use Value: Enables one-time calibration per unit with guaranteed 200-year retention, eliminating need for external backup batteries or supercaps. | Use Scenario: Holding user-defined operating modes, communication settings, and fault log history in HVAC controller mainboards. IC Role / Device Role / Timing Role: System configuration memory updated infrequently but read at every power-on; interfaced via dedicated MCU hardware SPI peripheral. Use Value: Supports 1M endurance cycles for field firmware updates and diagnostics, ensuring robustness over 10+ years of service life. |
| Power Supply Sequencing Parameters | Consumer Appliance Settings Storage |
Use Scenario: Storing voltage ramp rates, delay times, and fault thresholds for multi-rail DC-DC sequencers in telecom base station power modules. IC Role / Device Role / Timing Role: Critical configuration memory accessed during power-up initialization; requires guaranteed write completion before downstream rails activate. Use Value: Self-timed 4 ms write cycle and DO status polling allow deterministic timing control without fixed delays or timeouts. | Use Scenario: Saving user preferences (temperature setpoints, timer values, language selection) in smart washing machines and dishwashers. IC Role / Device Role / Timing Role: Low-frequency nonvolatile storage interfaced through cost-optimized 8-bit MCU with limited peripherals. Use Value: 2.5V minimum VCC and 3 µA standby current extend battery backup runtime during AC power loss. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46C-I/SN | Successor with enhanced ESD rating (8 kV HBM vs. 4 kV), same pinout, identical electrical specs except improved AC timing margins | Required for new designs targeting higher board-level ESD immunity; backward-compatible in existing layouts | Select 93LC46C-I/SN for all new designs; verify layout clearance rules if upgrading from 93LC46-I/SN |
| AT93C46-10SU-2.7 | Same 1K-bit Microwire EEPROM, but Atmel (now Microchip) variant with 2.7–5.5V VCC range and 10 MHz max CLK (vs. 1–2 MHz for 93LC46-I/SN) | Preferred where higher-speed serial access is needed or where 2.7V minimum supply is acceptable | Use AT93C46-10SU-2.7 only if clock frequency >1 MHz is required; otherwise prefer Microchip-native 93LC46C-I/SN |
Compared with 93LC46-I/SN, the 93LC46C-I/SN offers identical functionality with improved ESD robustness and is designated for new designs, while AT93C46-10SU-2.7 provides higher clock speed at the cost of reduced low-voltage operation - making it suitable only when 2.7V minimum supply is acceptable and faster access is critical.
Availability
93LC46-I/SN is available at Aetrix Electronics and suitable for industrial sensor calibration, embedded controller configuration, and power supply sequencing applications requiring stable component supply and long-lifecycle support.
Supply support for 93LC46-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and memory solutions, headquartered in Chandler, Arizona, with global design, manufacturing, and sales operations.
The 93LC46-I/SN belongs to Microchip's legacy Microwire EEPROM product line, designed specifically for cost-sensitive, low-power, and space-constrained embedded systems requiring simple, reliable nonvolatile storage without complex protocol stacks.
FAQ
What memory organization options does the 93LC46-I/SN support?
The 93LC46-I/SN supports two memory organizations selected by the ORG pin: 128 × 8 bits when ORG is tied to VSS, and 64 × 16 bits when ORG is tied to VCC. The 93LC46-I/SN does not support floating ORG above 1 MHz. This hardware-selectable configuration allows a single bill-of-materials to serve multiple firmware variants without changing the 93LC46-I/SN footprint or driver logic.
How does the 93LC46-I/SN indicate readiness after a write operation?
The 93LC46-I/SN uses its DO pin to signal Ready/Busy status: DO outputs low during active erase or write cycles and transitions high when complete. To read this status, CS must be brought high for ≥250 ns after the initial CS low pulse that started the operation. The 93LC46-I/SN requires an external pull-up resistor on DO to ensure valid high-level detection during status polling.
Is the 93LC46-I/SN still recommended for new designs?
No - Microchip explicitly states "Not recommended for new designs" in the DS21712C datasheet and recommends migrating to the 93LC46C-I/SN. The 93LC46-I/SN remains available for legacy support and repair, but new projects should use the 93LC46C-I/SN, which offers identical pinout, function, and timing with enhanced ESD protection and updated qualification.
What is the minimum supply voltage required for reliable operation of the 93LC46-I/SN?
The 93LC46-I/SN operates reliably down to 2.5V across its full industrial temperature range (−40°C to +85°C). Below 2.5V, read and write functions are not guaranteed. The 93LC46-I/SN includes internal power-on reset circuitry that inhibits programming until VCC exceeds 1.4V, preventing data corruption during power ramp-up or brown-out conditions.
Can the 93LC46-I/SN be used with a shared DI/DO bus line?
Yes, the 93LC46-I/SN supports a single-wire bidirectional bus configuration where DI and DO are connected together, but caution is required: a "bus conflict" may occur during the dummy zero preceding READ if address bit A0 is high, causing undefined voltage at the shared node. For robust operation, separate DI and DO lines with appropriate MCU GPIO direction control are strongly recommended for the 93LC46-I/SN.
93LC46-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC46-I/SN FAQ
1.How can I place an order for 93LC46-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46-I/SN reliable?
The price and inventory of 93LC46-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46-I/SN is usually 5 days.
3.What payment methods are accepted for 93LC46-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46-I/SN?
93LC46-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46-I/SN?
For technical support, including 93LC46-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46-I/SN requirements.
6.How does Aetrix verify that 93LC46-I/SN is sourced from the original manufacturer or authorized distributors?
All 93LC46-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46-I/SN meets industry standards.
7.What is the process for return or replacement of 93LC46-I/SN?
All 93LC46-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46-I/SN part is unused and in its original packaging.
Return procedure for 93LC46-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46-I/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
