My Inquiry
My Account
Microchip Technology 93LC46T/SN
- Part No.:
- 93LC46T/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC46T/SN.pdf
- Description:
- IC EEPROM 1KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,342
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC46T/SN from Microchip Technology Inc. is a 1K-bit (128 × 8 or 64 × 16) low-voltage serial EEPROM with Microwire™ interface, designed for nonvolatile data storage in space-constrained embedded systems. It operates from 2.5V to 5.5V, draws only 100 µA typical active read current at 2.5V, and supports industrial temperature range (–40°C to +85°C) in an 8-pin SOIC package.
For engineers reviewing the 93LC46T/SN datasheet, 93LC46T/SN pinout, 93LC46T/SN application, or 93LC46T/SN equivalent, this device is selected for low-power, cost-sensitive firmware parameter storage, calibration data retention, and configuration memory where 3-wire serial interface and <2.5V programming capability are required.
Technical Context
The 93LC46T/SN implements a synchronous 3-wire Microwire-compatible serial interface with CS, CLK, DI, and DO lines. Memory organization (x8 or x16) is dynamically selected via the ORG pin, enabling flexible byte/word addressing without hardware redesign.
It features self-timed erase/write cycles (4 ms typical per word), automatic ERAL before WRAL, power-on/off data protection, and Ready/Busy status reporting via DO pin during programming - all compliant with industry-standard Microwire timing (FCLK ≤ 2 MHz at VCC < 4.5V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 1 Kbit (128 × 8 or 64 × 16 organization selectable via ORG pin) |
| Supply voltage | 2.5V to 5.5V - enables direct interfacing with 2.5V/3.3V/5V logic domains |
| Active read current | 100 µA at 2.5V - minimizes system power budget in battery-powered devices |
| Standby current | 3 µA at 2.5V - supports ultra-low-power sleep modes in portable instrumentation |
| Endurance | 1,000,000 erase/write cycles - ensures long-term reliability in field-updatable systems |
| Data retention | >200 years at 25°C - guarantees persistent storage of calibration or security keys over product lifetime |
| Interface | Industry-standard 3-wire Microwire™ (CS/CLK/DI/DO) - simplifies host MCU GPIO usage and reduces PCB routing complexity |
Pinout & Package
8-pin SOIC (SN) package per JEDEC MS-012, 150 mil body width, surface-mount compatible with standard reflow profiles.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable signal; must be held low ≥250 ns between instructions to reset internal state |
| CLK | Serial Clock | Synchronizes opcode/address/data transfer on rising edge; stoppable mid-sequence for host flexibility |
| DI | Data Input | Accepts Start bit, opcode, address, and write data; supports shared bus with DO under controlled conditions |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); high-Z when inactive - requires pull-up for status polling |
| VSS | Ground | Reference return path for all digital and analog functions; must be low-impedance |
| ORG | Organization Select | Tied to VCC for x16 mode (64-word), VSS for x8 mode (128-byte); floating allowed only ≤1 MHz in x16 |
| NU | No Connect | Internally unconnected pin - must remain unconnected on PCB |
| VCC | Power Supply | 2.5V–5.5V input; includes internal power-on reset and brown-out protection down to 1.4V |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin configurable memory map | Enables single BOM support for both byte-oriented (x8) and word-oriented (x16) host architectures |
| Self-timed erase/write with auto-erase | Eliminates need for external timing control or watchdog supervision during programming |
| RDY/BSY status via DO pin | Allows host to poll readiness without fixed delay loops - improves real-time determinism |
| Power-on/off data protection | Prevents corruption during supply ramp-up/down - critical for automotive and industrial power cycling |
| EWEN/EWDS write-protection commands | Provides software-controlled lock/unlock of memory - prevents accidental overwrites in runtime firmware |
Applications
| Smart Meter Calibration Storage | Industrial PLC Configuration Memory |
|---|---|
|
Use Scenario: Storing meter-specific calibration coefficients and tariff tables that persist across power loss. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed infrequently via MCU SPI-like Microwire interface during initialization or field update. Use Value: 200+ year data retention and 1M endurance ensure accuracy compliance over 15+ year meter lifetime without replacement. |
Use Scenario: Holding I/O mapping, PID loop parameters, and alarm thresholds in programmable logic controllers. IC Role / Device Role / Timing Role: Dedicated parameter EEPROM interfaced to PLC's main controller via 3-wire bus; updated only during commissioning or maintenance. Use Value: Low 3 µA standby current extends backup battery life during mains failure; 2.5V operation allows direct connection to 3.3V MCU rails. |
| Medical Device Settings Backup | Consumer Appliance User Preferences |
|
Use Scenario: Retaining user-adjusted therapy settings (e.g., pressure, ramp time) in portable CPAP machines. IC Role / Device Role / Timing Role: Secure, low-power storage element accessed during boot and after menu changes; isolated from noisy motor drivers. Use Value: Power-on data protection prevents setting loss during sudden AC dropout - meets IEC 60601 safety requirements. |
Use Scenario: Saving cooking presets, language selection, and display brightness in microwave ovens and washing machines. IC Role / Device Role / Timing Role: Cost-optimized serial EEPROM sharing MCU GPIOs with other peripherals; programmed once per user action. Use Value: 128×8/x16 flexibility accommodates either ASCII strings or binary flags - reducing firmware complexity vs. fixed-width alternatives. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC46C-I/SN | Pin-compatible revision with enhanced ESD rating (≥6 kV HBM) and updated AC specs; same 1K capacity and SOIC-8 package | Preferred for new designs requiring higher robustness in noisy industrial environments | Select 93LC46C-I/SN if long-term supply continuity and improved latch-up immunity are required |
| AT25010B-SSHL-T | 1K SPI EEPROM (not Microwire); 2.5–5.5V, 5 MHz max clock, 5 ms write cycle; SOIC-8, same footprint | Requires SPI-capable MCU; lacks ORG-pin configurability and sequential read mode | Choose AT25010B-SSHL-T only if existing design uses SPI and firmware already supports its instruction set |
Compared with 93LC46C-I/SN, the 93LC46T/SN offers identical functionality but lacks the updated ESD spec and is marked for tape-and-reel delivery; versus AT25010B-SSHL-T, it provides Microwire compatibility and ORG-selectable organization - critical for legacy or resource-constrained MCU platforms.
Availability
93LC46T/SN is available at Aetrix Electronics and suitable for smart meter calibration storage, industrial PLC configuration memory, and medical device settings backup requiring stable component supply and long-lifecycle support.
Supply support for 93LC46T/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC46T/SN belongs to Microchip's legacy 93LC serial EEPROM family, engineered for low-voltage, low-pin-count nonvolatile storage in cost-sensitive embedded systems where Microwire interface compatibility and industrial temperature operation are essential.
FAQ
What is the memory organization of the 93LC46T/SN and how is it selected?
The 93LC46T/SN supports dual memory organizations: 128 × 8-bit (byte mode) or 64 × 16-bit (word mode). The ORG pin determines configuration - tied to VCC for x16 mode, VSS for x8 mode. This selection is static during operation and defines instruction length, address width, and data output format. The 93LC46T/SN datasheet specifies exact opcode and timing differences between modes in Tables 1-1 and 1-2.
Does the 93LC46T/SN require external circuitry for power-supply sequencing or write protection?
No. The 93LC46T/SN integrates power-on reset and brown-out detection that inhibits programming until VCC exceeds 1.4V, and disables writes when VCC falls below that threshold. It also implements EWEN/EWDS commands for software-controlled write-enable/disable - eliminating need for external hardware write-protect switches or reset supervisors. The 93LC46T/SN operates safely with only VCC, GND, and the four Microwire signals.
How does the Ready/Busy status function on the 93LC46T/SN DO pin?
During erase or write operations, the DO pin outputs a Ready/Busy status signal: logic low indicates programming is in progress, logic high means completion. To read status, CS must be brought high for ≥250 ns after falling edge initiation, then sampled on subsequent CLK edges. The 93LC46T/SN requires an external pull-up resistor on DO to ensure valid high-level reading - the pin enters high-Z state otherwise.
Is the 93LC46T/SN pin-compatible with newer Microchip EEPROMs like the 93LC46C-I/SN?
Yes - the 93LC46T/SN and 93LC46C-I/SN share identical pinout, package (SOIC-8), electrical interface, instruction set, and memory architecture. The 93LC46C revision adds enhanced ESD protection and minor AC timing refinements but maintains full functional and mechanical compatibility. Migration to 93LC46C-I/SN requires no PCB or firmware changes, though Microchip recommends it for new designs.
What is the maximum clock frequency supported by the 93LC46T/SN at 2.5V supply?
At VCC = 2.5V, the 93LC46T/SN supports a maximum clock frequency of 1 MHz, as specified in the AC Characteristics table (Param No. 2, FCLK). This limit increases to 2 MHz when VCC ≥ 4.5V. The 93LC46T/SN timing parameters - including TCKH, TCKL, and TDIS - are guaranteed across the full industrial temperature range (–40°C to +85°C) at these voltages.
93LC46T/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 1Kbit
- Memory Organization:
- 128 x 8, 64 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 10ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC46T/SN FAQ
1.How can I place an order for 93LC46T/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC46T/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC46T/SN reliable?
The price and inventory of 93LC46T/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC46T/SN is usually 5 days.
3.What payment methods are accepted for 93LC46T/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC46T/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC46T/SN?
93LC46T/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC46T/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC46T/SN?
For technical support, including 93LC46T/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC46T/SN requirements.
6.How does Aetrix verify that 93LC46T/SN is sourced from the original manufacturer or authorized distributors?
All 93LC46T/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC46T/SN meets industry standards.
7.What is the process for return or replacement of 93LC46T/SN?
All 93LC46T/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC46T/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC46T/SN part is unused and in its original packaging.
Return procedure for 93LC46T/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC46T/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
