Send an Inquiry

To receive a quote for your project, please fill in the following information, and we’ll get back to you promptly.

Submit Inventory List

Please fill in the following information, and we’ll get back to you promptly.

Home > Products > Integrated Circuits (ICs) > Memory > Memory

Microchip Technology 93LC56B-I/ST

Name: 93LC56B-I/ST
Brand: Microchip Technology
SKU: 93LC56B-I/ST
Price: 2.40 USD
Availability: InStock
Rating: 5 (2 reviews)

Compare

Part No.:: 93LC56B-I/ST

Manufacturer:: Microchip Technology

Category:: Memory

Package:: 8-TSSOP (0.173", 4.40mm Width)

Datasheet:: 93LC56B-I/ST.pdf

Description:: IC EEPROM 2KBIT MICROWIRE 8TSSOP

Quantity:: RFQ Add To RFQ list

Payment:

Shipping:

Inventory:649

Please send an inquiry. Send us your inquiry, and we will respond immediately.

Product details

Overview

93LC56B-I/ST from Microchip Technology Inc. is a 2 Kbit (128 × 16-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5 V to 5.5 V, rated for industrial temperature range (–40°C to +85°C), and housed in an 8-lead TSSOP package. It features self-timed erase/write cycles, automatic ERAL before WRAL, and Ready/Busy status via DO pin - used in microcontroller-based system configuration storage.

For engineers reviewing the 93LC56B-I/ST datasheet, 93LC56B-I/ST pinout, 93LC56B-I/ST application, or 93LC56B-I/ST equivalent, key selection criteria include its fixed 16-bit word organization (no ORG pin), 6 ms program cycle time, 1 million erase/write endurance, 200-year data retention, and compatibility with legacy Microwire controllers in space-constrained industrial control modules.

Technical Context

The 93LC56B-I/ST implements a synchronous serial interface using CS, CLK, and DI/DO lines with start-bit detection and opcode-driven command execution. Its internal architecture includes an address decoder, mode decode logic, and output buffer, supporting READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS instructions - all clocked on rising CLK edges.

Unlike C-versions, this B-version lacks an ORG pin and permanently configures memory as 128 × 16-bit. Power-on reset circuitry inhibits operation below 2.5 V, and write protection requires explicit EWEN before programming; EWDS restores lockout after each write. Status polling via DO during TCSL ≥250 ns enables non-blocking firmware integration.

Key Specifications

Parameter	Value and Actual Design Meaning
Memory size	2 Kbit organized as 128 words × 16 bits - supports compact storage of calibration tables or device IDs without external bit-width conversion.
V_CC range	2.5 V to 5.5 V - interoperable with 3.3 V and 5 V microcontrollers without level-shifting.
Write cycle time	6 ms max (T_WC) - defines minimum delay between successive WRITE/ERAL/WRAL commands in firmware timing loops.
Endurance	1,000,000 erase/write cycles - ensures reliability over 10+ years in field-updatable embedded systems with daily parameter logging.
Data retention	200 years at 25°C - guarantees long-term validity of factory-trimmed coefficients or security keys across product lifecycle.
Interface	Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - reuses standard GPIO bit-banging drivers, avoiding dedicated SPI peripherals.
Temperature grade	Industrial (–40°C to +85°C) - validated for deployment in motor drives, HVAC controllers, and industrial sensors without derating.

Pinout & Package

8-lead TSSOP (ST) package with exposed pad optional for thermal relief; pin 1 marked by laser dot; RoHS-compliant matte tin finish.

Pin/Terminal	Circuit Role	Design Meaning
1 CS	Chip Select	Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby but allows ongoing write completion.
2 CLK	Serial Clock	Rising-edge synchronized I/O; clock can pause mid-transfer; no clocks required during self-timed write cycle.
3 DI	Data Input	Accepts start bit, opcodes, addresses, and write data; tied high with CS/CLK to initiate command sequence.
4 DO	Data Output / Status	Outputs read data or Ready/Busy (low = busy); enters High-Z when CS low; requires CS high ≥250 ns to sample status.
5 V_SS	Ground	Reference for all I/O and internal logic; must be low-impedance connection to minimize noise coupling during write operations.
6 NC	No Connect	Internally unconnected; must remain floating - not usable as strap or debug pin.
7 ORG	No Connect	Not bonded in B-version; left unconnected per datasheet - differs from C-versions where ORG selects x8/x16 mode.
8 V_CC	Power Supply	Supplies core and interface logic; internal POR triggers at ~2.5 V; decoupling capacitor (0.1 µF) required within 10 mm.

Key Features

Feature	Design Value
Self-timed erase/write	Eliminates need for external timing control - firmware only waits for DO high or polls status, simplifying driver development.
Automatic ERAL before WRAL	Guarantees full-array readiness prior to bulk write - prevents partial writes and eliminates separate erase step in configuration updates.
Power-on/off data protection	Hardware lockout below 2.5 V prevents corruption during brown-out or hot-plug events - critical for battery-backed systems.
Ready/Busy status on DO	Enables real-time status monitoring without additional pins - reduces PCB routing complexity versus dedicated BUSY outputs.
128 × 16-bit fixed organization	Optimizes storage efficiency for 16-bit MCU peripherals (e.g., ADC results, PWM registers) without software bit-packing overhead.

Applications

Industrial Sensor Calibration	Motor Drive Parameter Storage
Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to ARM Cortex-M0+ via GPIO bit-banged Microwire. Use Value: Enables one-time calibration at production test, eliminating recalibration in field; 200-year retention ensures accuracy over equipment lifetime.	Use Scenario: Holding runtime-tunable PID loop constants and fault thresholds in brushless DC motor controllers. IC Role / Device Role / Timing Role: Low-power serial EEPROM accessed during initialization and dynamic tuning via 3-wire bus. Use Value: Supports field updates via UART-to-Microwire bridge; 1M endurance accommodates >100 firmware revisions over 10 years.
Smart Meter Firmware Patching	Medical Device Configuration
Use Scenario: Storing encrypted firmware patch metadata and version counters in ANSI C12.19-compliant electricity meters. IC Role / Device Role / Timing Role: Secure boot auxiliary memory holding integrity hashes and update flags, read at power-up. Use Value: 2.5 V min V_CC allows operation during capacitor hold-up; 6 ms write time fits within meter's 100 ms safe-boot window.	Use Scenario: Retaining user-selected therapy parameters (e.g., infusion rate, alarm limits) across power cycles in portable insulin pumps. IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory storing FDA-mandated configuration history with write-protection sequencing. Use Value: EWEN/EWDS protocol prevents accidental overwrite during ESD events; industrial temp rating covers clinical environment ranges.

Industrial Sensor Calibration

Motor Drive Parameter Storage

Use Scenario: Storing factory-calibrated offset/gain coefficients for analog sensor front-ends in programmable logic controllers.

IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to ARM Cortex-M0+ via GPIO bit-banged Microwire.

Use Value: Enables one-time calibration at production test, eliminating recalibration in field; 200-year retention ensures accuracy over equipment lifetime.

Use Scenario: Holding runtime-tunable PID loop constants and fault thresholds in brushless DC motor controllers.

IC Role / Device Role / Timing Role: Low-power serial EEPROM accessed during initialization and dynamic tuning via 3-wire bus.

Use Value: Supports field updates via UART-to-Microwire bridge; 1M endurance accommodates >100 firmware revisions over 10 years.

Smart Meter Firmware Patching

Medical Device Configuration

Use Scenario: Storing encrypted firmware patch metadata and version counters in ANSI C12.19-compliant electricity meters.

IC Role / Device Role / Timing Role: Secure boot auxiliary memory holding integrity hashes and update flags, read at power-up.

Use Value: 2.5 V min V_CC allows operation during capacitor hold-up; 6 ms write time fits within meter's 100 ms safe-boot window.

Use Scenario: Retaining user-selected therapy parameters (e.g., infusion rate, alarm limits) across power cycles in portable insulin pumps.

IC Role / Device Role / Timing Role: Safety-critical nonvolatile memory storing FDA-mandated configuration history with write-protection sequencing.

Use Value: EWEN/EWDS protocol prevents accidental overwrite during ESD events; industrial temp rating covers clinical environment ranges.

Equivalent & Alternatives

The following parts are listed as comparable options for similar serial EEPROM applications.

Alternative Part	Technical Difference	Application Difference	Selection Advice
93LC56B-I/SN	Same 128×16-bit organization and electrical specs, but in 8-lead SOIC package (5.3 mm × 4.4 mm vs. TSSOP's 4.4 mm × 3.0 mm).	SOIC offers easier hand-soldering and higher thermal mass; TSSOP saves board area in dense layouts.	Select 93LC56B-I/SN for prototyping or low-volume assembly; choose 93LC56B-I/ST for volume production with automated pick-and-place.
AT25020B-MAHL-T	2 Kbit SPI EEPROM (256×8), 1.8–5.5 V, 5 MHz SPI clock, no ERAL/WRAL, 200-year retention, industrial temp.	Lacks Microwire compatibility and bulk-erase functionality; requires SPI peripheral instead of GPIO bit-banging.	Choose AT25020B-MAHL-T only if migrating to SPI infrastructure; retain 93LC56B-I/ST for legacy Microwire designs or ERAL-dependent firmware.

Compared with 93LC56B-I/SN, the 93LC56B-I/ST provides identical functionality in a 35% smaller footprint, while the AT25020B-MAHL-T trades Microwire simplicity for faster SPI throughput but removes hardware-assisted array erase - making it unsuitable for applications requiring guaranteed full-memory initialization before bulk writes.

Availability

93LC56B-I/ST is available at Aetrix Electronics and suitable for industrial sensor calibration, motor drive parameter storage, and smart meter firmware patching requiring stable component supply across multi-year production cycles.

Supply support for 93LC56B-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.

Manufacturer

Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.

The 93LC56B-I/ST belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power embedded systems requiring simple 3-wire nonvolatile storage with robust data integrity and long-term reliability.

FAQ

What is the memory organization of the 93LC56B-I/ST?

The 93LC56B-I/ST has a fixed 128 × 16-bit organization (2 Kbit total), with no ORG pin - unlike C-versions. This means it always operates in 16-bit word mode, delivering two bytes per READ instruction without external configuration. The absence of ORG simplifies PCB layout and firmware initialization compared to configurable variants.

Does the 93LC56B-I/ST require an external pull-up resistor on the DO pin?

No, the 93LC56B-I/ST does not require an external pull-up on DO. The DO pin actively drives high/low during READ and Ready/Busy status reporting, and enters High-Z when CS is low or during non-read operations. A pull-up would conflict with active driving and is explicitly omitted in Microchip's reference schematics.

What is the minimum V_CC required for reliable write operation of the 93LC56B-I/ST?

The 93LC56B-I/ST requires V_CC ≥ 2.5 V for all operations, including WRITE, ERASE, and WRAL. Below this threshold, internal power-on reset circuitry inhibits programming to prevent data corruption. The datasheet specifies V_POR = 1.5 V typical, but functional write operation is only guaranteed above 2.5 V across the industrial temperature range.

Can the 93LC56B-I/ST be used with a 3.3 V microcontroller without level shifters?

Yes, the 93LC56B-I/ST is fully compatible with 3.3 V microcontrollers. Its V_CC range (2.5–5.5 V), VIH1 (2.0 V min), and VIL1 (0.8 V max) ensure reliable logic-level recognition and output swing at 3.3 V. No level shifting is needed for CS, CLK, DI, or DO signals when V_CC = 3.3 V.

How is write protection implemented on the 93LC56B-I/ST?

Write protection on the 93LC56B-I/ST uses an EWEN/EWDS command protocol: the device powers up in EWDS (Erase/Write Disable) state, blocking all programming. An EWEN instruction must precede any ERASE, WRITE, ERAL, or WRAL command. After programming, issuing EWDS re-enables protection - preventing accidental overwrites during noise events or firmware faults.

93LC56B-I/ST Specifications

Product attributes: Attribute value

Manufacturer:: Microchip Technology

Series:: -

Package/Case:: 8-TSSOP (0.173", 4.40mm Width)

Packaging:: Tube

Product Status:: Active

Programmable:: Verified

Memory Type:: Non-Volatile

Memory Format:: EEPROM

Technology:: EEPROM

Memory Size:: 2Kbit

Memory Organization:: 128 x 16

Memory Interface:: Microwire

Clock Frequency:: 2 MHz

Write Cycle Time - Word, Page:: 6ms

Access Time:: -

Voltage - Supply:: 2.5V ~ 5.5V

Operating Temperature:: -40°C ~ 85°C (TA)

Grade:: -

Qualification:: -

Mounting Type:: Surface Mount

Supplier Device Package:: 8-TSSOP

93LC56B-I/ST FAQ

1.How can I place an order for 93LC56B-I/ST through Aetrix?

Please submit a Request for Quotation (RFQ) for 93LC56B-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.

2.Are the price and stock information for 93LC56B-I/ST reliable?

The price and inventory of 93LC56B-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC56B-I/ST is usually 5 days.

3.What payment methods are accepted for 93LC56B-I/ST?

We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC56B-I/ST transactions.

Note: Certain payment methods may incur a processing fee.

4.How is shipping managed for 93LC56B-I/ST?

93LC56B-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.

Once your 93LC56B-I/ST order is processed, you will receive an email with the shipment details and tracking number.

Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.

5.How can I obtain technical support or documentation for 93LC56B-I/ST?

For technical support, including 93LC56B-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC56B-I/ST requirements.

6.How does Aetrix verify that 93LC56B-I/ST is sourced from the original manufacturer or authorized distributors?

All 93LC56B-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC56B-I/ST meets industry standards.

7.What is the process for return or replacement of 93LC56B-I/ST?

All 93LC56B-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC56B-I/ST, returns or replacements are accepted under the following conditions:

1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.

2.The issue is reported within 90 days of delivery.

3.The 93LC56B-I/ST part is unused and in its original packaging.

Return procedure for 93LC56B-I/ST:

1.Submit a request within 90 days.

2.Obtain a Return Material Authorization (RMA) from Aetrix.

Tech Hub

2026-09-07 TTL vs CMOS Logic Levels: 74HC and 74HCT Compatibility Explained

TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.

2026-09-04 Logic Level Shifter: How to Connect 3.3V and 5V Logic Safely

A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.

2026-09-03 74HC595 vs TPIC6B595: Output Drive, Pinout, Current, and Load Selection

The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…

2026-09-02 74HC595 Pinout, Timing, Output Current, and Applications

The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…

2026-09-01 Latch vs Flip-Flop: Timing, Differences and Design Choices

A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…

2026-08-30 D Latch Circuit: Truth Table, Timing, ICs and Applications

A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …

2026-08-28 SR Latch Explained: NOR and NAND Circuits, Truth Tables, and Applications

An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…

2026-08-27 Latch Circuit: SR and D Latches, Truth Tables, Timing, and Applications

Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…

2026-08-21 What Is an LED Driver? Types, Circuits, Dimming, and Selection

An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…

2026-08-18 Operational Amplifier (Op Amp): Basics, Configurations, Feedback and Applications

Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…