Microchip Technology 93LC56BT-E/OT
- Part No.:
- 93LC56BT-E/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
93LC56BT-E/OT.pdf
- Description:
- IC EEPROM 2KBIT MIC WIRE SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:1,958
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC56BT-E/OT from Microchip Technology Inc. is a 2 Kbit (256 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5 V to 5.5 V, rated for automotive temperature range (–40°C to +125°C), and housed in a Pb-free 6-lead SOT-23 package. It delivers 1 million erase/write cycles and >200 years data retention for nonvolatile configuration storage in engine control units.
For engineers reviewing the 93LC56BT-E/OT datasheet, 93LC56BT-E/OT pinout, 93LC56BT-E/OT application, or 93LC56BT-E/OT equivalent, key selection criteria include its automotive-grade temperature rating, SOT-23 footprint compatibility, 256 × 8-bit fixed organization (no ORG pin), self-timed write/erase with Ready/Busy status, and industry-standard Microwire serial protocol support.
Technical Context
This device implements a synchronous serial interface with CS, CLK, and DI/DO pins - no ORG pin present (confirmed 'A' version). Communication uses start-bit detection followed by opcode, address, and data bits clocked on CLK rising edges; DO provides both read data and Ready/Busy status polling during programming.
It features hardware-based power-on/off data protection, automatic ERAL before WRAL, EWEN/EWDS write-enable/disable commands, and sequential read capability. All operations are self-timed: typical write cycle time is 6 ms, ERAL is 6 ms, and WRAL is 15 ms - all requiring VCC ≥ 4.5 V for full functionality.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 2 Kbit (256 × 8-bit organization; fixed, no ORG pin) |
| VCC range | 2.5 V to 5.5 V - supports wide-input industrial and automotive power rails |
| Temperature grade | Automotive (E): –40°C to +125°C - qualified for under-hood and safety-critical systems |
| Endurance | 1,000,000 erase/write cycles - enables frequent calibration or logging updates |
| Data retention | >200 years at +25°C - ensures long-term firmware or trim data integrity |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - minimal GPIO usage, no I²C pull-ups required |
| Write cycle time | 6 ms typical - deterministic timing for host software timeout handling |
Pinout & Package
Package: 6-lead SOT-23 (Pb-free Matte Tin finish), footprint code OT per Microchip documentation; compact 2.9 mm × 1.6 mm × 1.1 mm body, suitable for space-constrained automotive modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| DO | Data Output / Ready-Busy Status | Tri-state output delivering read data or logic-low busy signal during erase/write; high-Z when deselected |
| VSS | Ground | Reference return path for all digital and analog functions; must be low-impedance for noise immunity |
| DI | Data Input | Serial input for opcodes, addresses, and write data; sampled on CLK rising edge |
| VCC | Power Supply | 2.5–5.5 V supply; internal voltage detector (VPOR = 1.5 V) prevents operation below safe threshold |
| CS | Chip Select | Active-high enable; minimum 250 ns low time (TCSL) required between instructions |
| CLK | Serial Clock | Synchronizes all data transfers; rising-edge triggered; stoppable mid-sequence without error |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control - host only polls DO for completion |
| Automatic ERAL before WRAL | Guarantees clean memory state prior to bulk write, preventing partial corruption |
| Power-on/off data protection | Hardware lockout below 1.5 V VCC prevents inadvertent writes during brown-out or startup |
| EWEN/EWDS command security | Requires explicit enable before any write - prevents accidental overwrites in fielded systems |
| Sequential read mode | Enables fast dump of multiple registers with single CS assertion - reduces bus overhead |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance Systems (ADAS) |
|---|---|
Use Scenario: Storing calibrated sensor offsets and fuel injection trim tables subject to periodic field updates. IC Role / Device Role / Timing Role: Nonvolatile configuration memory with guaranteed write integrity across automotive thermal and voltage transients. Use Value: 1M endurance and >200-year retention ensure calibration data survives vehicle lifetime without degradation. | Use Scenario: Holding camera module lens calibration coefficients and radar beamforming parameters updated during factory programming. IC Role / Device Role / Timing Role: Secure, low-pin-count serial EEPROM interfaced directly to MCU SPI-like peripheral. Use Value: SOT-23 package fits tight PCB real estate; automotive temp rating matches ADAS module requirements. |
| Body Control Module (BCM) | Infotainment Head Unit |
Use Scenario: Retaining user preferences (seat position, mirror angle, lighting profiles) across ignition cycles. IC Role / Device Role / Timing Role: Low-power serial memory accessed intermittently during wake-up events. Use Value: 1 µA standby current (ICCS) minimizes battery drain during vehicle sleep mode. | Use Scenario: Storing display gamma tables and audio equalizer presets loaded at boot. IC Role / Device Role / Timing Role: Microwire-compatible EEPROM supporting deterministic 6 ms write cycles for firmware-safe updates. Use Value: Ready/Busy status on DO pin enables precise host software synchronization without fixed delays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC56B-I/OT | Industrial temp grade (–40°C to +85°C); same 256 × 8-bit organization, SOT-23 package, and electrical specs | Not qualified for automotive under-hood use; unsuitable for AEC-Q100-referenced designs | Select only for cost-sensitive non-automotive applications where extended temperature is unnecessary |
| AT25020B-MAHL-T | 2 Kbit SPI interface (4-wire), 1.8–5.5 V supply, industrial temp; no Ready/Busy pin - relies on WIP flag polling | Lacks dedicated DO-as-status pin; requires different driver logic and longer worst-case write time (5 ms max) | Choose if existing design uses SPI peripherals and does not require hardware-ready signaling |
Compared with 93LC56B-I/OT, the 93LC56BT-E/OT adds automotive qualification and identical functionality; compared with AT25020B-MAHL-T, it offers native Microwire compatibility, deterministic Ready/Busy signaling, and automotive-grade reliability - critical for safety-related parameter storage.
Availability
93LC56BT-E/OT is available at Aetrix Electronics and suitable for engine control units, ADAS modules, and body control systems requiring stable component supply with automotive-grade lifecycle assurance.
Supply support for 93LC56BT-E/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 93LCxx family was designed specifically for cost-sensitive, low-power serial EEPROM applications in automotive, industrial, and consumer systems - emphasizing robustness, small footprint, and Microwire interoperability.
FAQ
What is the memory organization of the 93LC56BT-E/OT?
The 93LC56BT-E/OT is a fixed 256 × 8-bit (2 Kbit) organization device - it belongs to the 'A' version subgroup and has no ORG pin. This means it exclusively supports 8-bit word access and does not offer configurable 16-bit mode. Its pinout omits ORG, confirming dedicated x8 operation per Microchip DS21794G.
Does the 93LC56BT-E/OT support the Ready/Busy status function?
Yes, the 93LC56BT-E/OT provides Ready/Busy status via the DO pin. During erase or write operations, DO outputs logic-low while busy and transitions high upon completion. This allows host firmware to poll DO instead of using fixed timeouts - a key feature confirmed in Section 2.4 and Figure 2-1 of the datasheet.
What package type is used for the 93LC56BT-E/OT?
The 93LC56BT-E/OT uses a 6-lead SOT-23 package, identified by Microchip's package code 'OT'. Its dimensions are 2.9 mm × 1.6 mm × 1.1 mm, with Pb-free Matte Tin finish. Pin mapping matches the standard SOT-23 layout: DO (pin 1), VSS (pin 2), DI (pin 3), VCC (pin 6), CS (pin 5), and CLK (pin 4).
Is an Erase/Write Enable (EWEN) command required before writing to the 93LC56BT-E/OT?
Yes, the 93LC56BT-E/OT powers up in Erase/Write Disable (EWDS) mode. An EWEN instruction must be issued before any ERASE or WRITE operation. This security feature prevents accidental writes during power-up or noise events - a mandatory step documented in Section 2.6 and Figure 2-6 of DS21794G.
What is the maximum clock frequency supported by the 93LC56BT-E/OT?
The 93LC56BT-E/OT supports up to 3 MHz clock frequency when VCC is 4.5 V to 5.5 V, 2 MHz at 2.5 V to 4.5 V, and 1 MHz at 1.8 V to 2.5 V. However, since the 93LC56BT-E/OT operates from 2.5 V to 5.5 V (no 1.8 V support), its usable range is 2–3 MHz - verified in Table 1-2, Parameter A1 of DS21794G.
93LC56BT-E/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 2Kbit
- Memory Organization:
- 128 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
93LC56BT-E/OT FAQ
1.How can I place an order for 93LC56BT-E/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC56BT-E/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC56BT-E/OT reliable?
The price and inventory of 93LC56BT-E/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC56BT-E/OT is usually 5 days.
3.What payment methods are accepted for 93LC56BT-E/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC56BT-E/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC56BT-E/OT?
93LC56BT-E/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC56BT-E/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC56BT-E/OT?
For technical support, including 93LC56BT-E/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC56BT-E/OT requirements.
6.How does Aetrix verify that 93LC56BT-E/OT is sourced from the original manufacturer or authorized distributors?
All 93LC56BT-E/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC56BT-E/OT meets industry standards.
7.What is the process for return or replacement of 93LC56BT-E/OT?
All 93LC56BT-E/OT units undergo pre-shipment inspection (PSI). If there is an issue with 93LC56BT-E/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC56BT-E/OT part is unused and in its original packaging.
Return procedure for 93LC56BT-E/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC56BT-E/OT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
