Microchip Technology 93LC66AT-I/ST
- Part No.:
- 93LC66AT-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93LC66AT-I/ST.pdf
- Description:
- IC EEPROM 4KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:928
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC66AT-I/ST from Microchip Technology Inc. is a 4 Kbit low-voltage serial EEPROM with 512 × 8-bit organization, Microwire-compatible 3-wire interface (CS, CLK, DI/DO), and industrial temperature range (–40°C to +85°C). It features self-timed erase/write cycles, automatic ERAL before WRAL, power-on/off data protection, and 1,000,000 endurance cycles - used for configuration storage in embedded microcontroller systems.
For engineers reviewing the 93LC66AT-I/ST datasheet, 93LC66AT-I/ST pinout, 93LC66AT-I/ST application, or 93LC66AT-I/ST equivalent, key selection criteria include VCC range (2.5–5.5 V), absence of ORG pin (fixed x8 mode), TSSOP-8 package compatibility, Ready/Busy status via DO pin, and support for sequential read and WRAL/ERAL commands.
Technical Context
This device implements a synchronous serial Microwire protocol with start-bit detection, opcode-driven instruction set (READ, WRITE, ERASE, EWEN/EWDS, ERAL, WRAL), and internal auto-erase-before-write logic. All operations are initiated by CS high-to-low transition after valid clocked instruction sequence.
It uses CMOS EEPROM cell technology with on-chip voltage pump for write/erase, supports single-byte and full-array programming, and provides hardware-level data protection via VCC brown-out detection (1.5 V threshold) and write-disable default at power-up.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4 Kbit (512 × 8-bit), fixed x8 organization - no ORG pin required, simplifies PCB layout and firmware addressing. |
| VCC range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic systems without level translation. |
| Endurance | 1,000,000 erase/write cycles - supports frequent calibration or logging in industrial control applications. |
| Data retention | 200 years at 25°C - ensures long-term reliability in unattended equipment like utility meters or remote sensors. |
| Write cycle time | 6 ms typical (TWC) - enables deterministic timing for firmware-controlled configuration updates. |
| Interface | 3-wire Microwire (CS, CLK, DI/DO) - reduces pin count vs. SPI, suitable for space-constrained MCU peripherals. |
| Temp range | –40°C to +85°C (Industrial grade) - validated for operation in factory automation and outdoor electronics enclosures. |
Pinout & Package
8-pin TSSOP package (ST suffix), 3.0 mm × 4.4 mm body, 0.65 mm pitch. Pin 1 marked by laser dot; exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (CS) | Chip Select | Active-high enable; must be held ≥250 ns low between instructions; initiates self-timed write on falling edge. |
| 2 (CLK) | Serial Clock | Positive-edge synchronized I/O; supports up to 3 MHz at VCC ≥4.5 V; can be paused mid-transfer. |
| 3 (DI) | Data Input | Accepts start bit, opcodes, addresses, and write data; shares net with DO in bidirectional configurations (requires series resistor). |
| 4 (DO) | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z when CS low or during non-read states. |
| 5 (VSS) | Ground | Reference for all I/O and internal circuitry; requires low-impedance connection to system ground plane. |
| 6 (NC) | No Connect | Internally unconnected; must be left floating or tied to VSS/VCC per board design rules - no functional impact. |
| 7 (ORG) | Organization Select | Not implemented on 93LC66A devices; pin is NC - eliminates external pull-up/down requirement. |
| 8 (VCC) | Power Supply | Supplies core logic and charge pump; requires local 100 nF ceramic decoupling within 5 mm of pin. |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control or polling delays beyond TWC (6 ms), simplifying host firmware. |
| Automatic ERAL before WRAL | Guarantees clean memory state prior to full-array write, preventing partial-data corruption during power loss. |
| Power-on/off data protection | Hardware lockout below 1.5 V VCC prevents spurious writes during brown-out or power ramp, enhancing field reliability. |
| Ready/Busy status on DO | Enables real-time polling without additional pins - critical for interrupt-driven or low-latency configuration updates. |
| 1,000,000 endurance cycles | Supports daily reconfiguration over 27+ years - suitable for firmware parameter tuning in medical or test equipment. |
Applications
| Industrial Sensor Calibration | Consumer Appliance Configuration |
|---|---|
Use Scenario: Storing sensor offset/gain coefficients updated during factory calibration or field maintenance. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via MCU GPIO-banged Microwire during boot or service mode. Use Value: Eliminates need for external trimming components; enables post-manufacture calibration traceability and field recalibration. | Use Scenario: Retaining user preferences (temperature setpoints, cycle modes) across AC power cycles in washing machines or HVAC controllers. IC Role / Device Role / Timing Role: Low-pin-count serial EEPROM interfaced to 8-bit MCU with limited peripheral resources. Use Value: Reduces BOM cost vs. larger SPI EEPROMs; supports 3.3 V and 5 V supply domains without level shifters. |
| Medical Device Settings Storage | Automotive Body Control Module |
Use Scenario: Saving therapy parameters and usage logs in portable infusion pumps or diagnostic handhelds. IC Role / Device Role / Timing Role: Secure, long-retention memory for regulatory-compliant audit trails and safety-critical settings. Use Value: 200-year data retention meets IEC 62304 software lifecycle requirements; industrial temp rating covers clinical environments. | Use Scenario: Storing door lock/unlock patterns, mirror position presets, and lighting profiles in vehicle BCMs. IC Role / Device Role / Timing Role: Microwire EEPROM integrated into CAN/LIN subsystem for nonvolatile parameter storage. Use Value: Immunity to ESD (>4 kV HBM) and robust VCC brown-out protection ensure reliable operation in noisy automotive electrical systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC66B-I/ST | 16-bit organization (256 × 16), same VCC range and package - requires ORG pin tied low (not applicable here), but 93LC66B has dedicated x16 mode. | Used where MCU firmware reads/writes 16-bit words natively; incompatible with x8-addressing firmware. | Select only if system architecture mandates 16-bit word access and memory map alignment justifies redesign. |
| AT25040B-SSHL-T | SPI interface (4-wire), 512 × 8-bit, 1.8–5.5 V, SOIC-8 - different protocol, no Ready/Busy pin, uses Write Enable latch instead of EWEN/EWDS. | Requires SPI peripheral and distinct driver stack; lacks hardware status feedback, increasing firmware complexity for write confirmation. | Choose when migrating to SPI-based platforms or consolidating with other SPI peripherals; verify timing and protection behavior against 93LC66AT-I/ST. |
Compared with 93LC66B-I/ST, the 93LC66AT-I/ST offers simpler x8 addressing and eliminates ORG pin routing; versus AT25040B-SSHL-T, it retains Microwire compatibility and hardware-ready signaling but trades SPI ubiquity for protocol-specific optimization.
Availability
93LC66AT-I/ST is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer appliance configuration, and medical device settings storage requiring stable component supply across multi-year production cycles.
Supply support for 93LC66AT-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona.
The 93LC66A/B/C family delivers low-power, Microwire-compatible serial EEPROMs optimized for cost-sensitive, pin-constrained embedded systems requiring robust nonvolatile storage with minimal external components.
FAQ
What is the memory organization of the 93LC66AT-I/ST?
The 93LC66AT-I/ST is a 512 × 8-bit (4 Kbit) device with fixed x8 organization. It belongs to the 'A' variant group, meaning the ORG pin is not functional and is internally disconnected - no external configuration is needed to select word size. This simplifies design versus C-variant parts that require ORG pin biasing.
Does the 93LC66AT-I/ST support sequential read operations?
Yes, the 93LC66AT-I/ST supports sequential read: when CS remains high after a READ instruction, the internal address counter automatically increments, allowing continuous output of consecutive memory locations on the DO pin with each CLK rising edge - reducing host MCU overhead for bulk data retrieval.
What is the maximum clock frequency supported by the 93LC66AT-I/ST?
The 93LC66AT-I/ST supports up to 3 MHz clock frequency when VCC is 4.5 V to 5.5 V. At 2.5 V ≤ VCC < 4.5 V, maximum clock frequency is 2 MHz. These limits are defined in Table 1-2 (AC Characteristics) of the DS21795E datasheet and ensure reliable setup/hold timing across voltage and temperature ranges.
How does the 93LC66AT-I/ST handle power-loss during write operations?
The 93LC66AT-I/ST incorporates hardware-level power-loss protection: its VCC detector disables all write/erase functions below ~1.5 V, preventing partial writes. Additionally, the device powers up in EWDS (Erase/Write Disable) mode, requiring an explicit EWEN command before any programming - ensuring unintended writes cannot occur during power ramp.
Is the 93LC66AT-I/ST RoHS compliant and Pb-free?
Yes, the 93LC66AT-I/ST is Pb-free and RoHS compliant, as confirmed in the "Features" section of DS21795E. It uses Matte Tin (Sn) finish on all package leads, meeting JEDEC J-STD-609 Category 1 requirements, and is suitable for environmentally regulated industrial and medical applications.
93LC66AT-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93LC66AT-I/ST FAQ
1.How can I place an order for 93LC66AT-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC66AT-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC66AT-I/ST reliable?
The price and inventory of 93LC66AT-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC66AT-I/ST is usually 5 days.
3.What payment methods are accepted for 93LC66AT-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC66AT-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC66AT-I/ST?
93LC66AT-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC66AT-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC66AT-I/ST?
For technical support, including 93LC66AT-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC66AT-I/ST requirements.
6.How does Aetrix verify that 93LC66AT-I/ST is sourced from the original manufacturer or authorized distributors?
All 93LC66AT-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC66AT-I/ST meets industry standards.
7.What is the process for return or replacement of 93LC66AT-I/ST?
All 93LC66AT-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC66AT-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC66AT-I/ST part is unused and in its original packaging.
Return procedure for 93LC66AT-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC66AT-I/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
