Microchip Technology 93LC66BT-I/OT15KVAO
- Part No.:
- 93LC66BT-I/OT15KVAO
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
93LC66BT-I/OT15KVAO.pdf
- Description:
- IC EEPROM 4KBIT MIC WIRE SOT23-6
- Quantity:
- Payment:

- Shipping:

Inventory:1,790
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC66BT-I/OT15KVAO from Microchip Technology Inc. is a 4 Kbit low-voltage serial EEPROM with 256 × 16-bit organization, operating over 2.5–5.5 V, rated for industrial temperature (−40°C to +85°C), and housed in a Pb-free SOT-23-6 package. It implements Microwire-compatible 3-wire serial interface (CS, CLK, DI, DO), supports self-timed erase/write cycles, and delivers 1,000,000 endurance cycles with >200 years data retention - used for configuration storage in embedded microcontroller systems.
For engineers reviewing the 93LC66BT-I/OT15KVAO datasheet, 93LC66BT-I/OT15KVAO pinout, 93LC66BT-I/OT15KVAO application, or 93LC66BT-I/OT15KVAO equivalent, key selection criteria include its fixed 16-bit word size (no ORG pin), SOT-23-6 footprint compatibility, 2.5 V minimum VCC operation, Ready/Busy status via DO pin, and support for ERAL/WRAL bulk operations requiring ≥4.5 V.
Technical Context
This device belongs to the 93LC66B family - a dedicated 16-bit organization variant with no ORG pin, eliminating external configuration logic. Its Microwire protocol uses synchronous serial communication with start-bit detection, opcode-driven instruction set (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS), and status polling via DO pin during programming.
It features automatic erase-before-write, power-on/off data protection, and internal voltage monitoring (VPOR = 1.5 V). All programming modes require prior EWEN command; after write, EWDS must be issued to re-disable writes. Clock frequency supports up to 3 MHz at VCC ≥ 4.5 V, scaling down to 2 MHz at 2.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (256 × 16-bit) - provides compact nonvolatile storage for firmware parameters or calibration data in space-constrained designs. |
| VCC Range | 2.5 V to 5.5 V - enables direct interfacing with 3.3 V and 5 V microcontrollers without level-shifting. |
| Endurance | 1,000,000 erase/write cycles - supports frequent field updates such as logging or adaptive tuning in industrial controllers. |
| Data Retention | >200 years at 25°C - ensures long-term reliability for unattended equipment like utility meters or remote sensors. |
| Interface | 3-wire Microwire (CS, CLK, DI/DO) - reduces PCB routing complexity versus SPI or I²C; requires only four signals including ground. |
| Access Time | TPD ≤ 400 ns (at 1.8 V), ≤ 200 ns (at 4.5–5.5 V) - enables fast read response for real-time configuration retrieval in time-critical applications. |
| Write Cycle Time | TWC = 6 ms (erase/write), TEC = 6 ms (ERAL), TWL = 15 ms (WRAL) - defines worst-case latency for bulk memory initialization or factory calibration. |
Pinout & Package
Package: SOT-23-6 (6-lead small-outline transistor), 2.9 mm × 1.6 mm × 1.1 mm body, Pb-free matte tin finish, JEDEC MO-178AC compliant. Pin 1 marked by laser dot; pin 1 ID corner located at top-left when notch faces up.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (DO) | Data Output / Ready-Busy Indicator | Tri-state output delivering 16-bit read data or logic-low busy signal during programming; high-Z when deselected. |
| 2 (VSS) | Ground Reference | Primary return path for all internal circuitry; must be connected directly to system ground plane for noise immunity. |
| 3 (DI) | Data Input | Serial input for opcodes, addresses, and write data; accepts standard CMOS logic levels synchronized to CLK rising edge. |
| 4 (VCC) | Power Supply | Supplies core logic and memory array; bypass capacitor (0.1 µF) required within 5 mm of this pin for stable operation. |
| 5 (CS) | Chip Select | Active-high enable; falling edge initiates self-timed erase/write; must remain low ≥250 ns between instructions. |
| 6 (CLK) | Serial Clock | Synchronizes all data transfers; rising edge clocks in DI bits and clocks out DO bits; stoppable at any point without corruption. |
Key Features
| Feature | Design Value |
|---|---|
| Fixed 16-bit organization | Eliminates need for external ORG pin control logic, simplifying PCB layout and firmware driver design. |
| Self-timed erase/write cycles | Removes requirement for external timing control or software delays - host MCU proceeds immediately after CS fall. |
| Automatic ERAL before WRAL | Guarantees full-array readiness before bulk write, preventing partial writes or data corruption during firmware update sequences. |
| Ready/Busy status on DO | Enables efficient polling-based flow control without dedicated status lines or interrupts, reducing GPIO usage. |
| Power-on data protection | Hardware-level lockout below 1.5 V prevents inadvertent writes during brown-out or power ramp-up conditions. |
Applications
| Industrial Sensor Calibration | Consumer Appliance Configuration |
|---|---|
Use Scenario: Storing sensor offset/gain coefficients and linearization tables in smart pressure transmitters deployed in factory automation. IC Role / Device Role / Timing Role: Nonvolatile configuration store accessed at power-up and during field recalibration; 6 ms write latency acceptable due to infrequent updates. Use Value: Enables plug-and-play replacement without manual reprogramming; >200-year retention ensures calibration integrity across product lifetime. | Use Scenario: Holding user preferences (temperature setpoints, cycle timers, display brightness) in washing machines and dishwashers. IC Role / Device Role / Timing Role: Low-power serial EEPROM interfaced to 8-bit MCU; standby current ≤5 µA extends battery backup life during power loss. Use Value: Survives 1M+ power cycles and retains settings through 10+ years of daily use, meeting IEC 60335 safety compliance requirements. |
| Automotive Body Control Module | Medical Diagnostic Equipment |
Use Scenario: Storing door lock actuator calibration data and seat position memory in entry-level automotive BCMs. IC Role / Device Role / Timing Role: Industrial-grade EEPROM (−40°C to +85°C) storing critical operational parameters; accessed via Microwire from 16-bit MCU. Use Value: Qualified per AEC-Q100 stress tests; 2.5 V min VCC allows direct connection to 3.3 V domain without regulator overhead. | Use Scenario: Saving patient-specific therapy profiles and device calibration logs in portable ultrasound or infusion pumps. IC Role / Device Role / Timing Role: Secure, tamper-resistant nonvolatile memory with hardware write-protection (EWDS); accessed during boot and diagnostics. Use Value: Meets IEC 62304 Class C software safety requirements via deterministic write disable behavior and 1M-cycle endurance for audit trail logging. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC66B-I/SN | SOIC-8 package (5.0 × 4.0 mm), same 256×16-bit organization, identical electrical specs and timing. | Requires larger PCB area; better thermal dissipation and hand-solderability than SOT-23. | Select when board space permits and manual assembly or higher-reliability solder joints are prioritized. |
| AT25040B-MAHL-T | 4 Kbit SPI interface (4-wire), 1.8–5.5 V, SOIC-8, 1M endurance, but lacks ERAL/WRAL and Ready/Busy pin. | Requires SPI-capable MCU; no hardware status polling - relies on software timeout or interrupt-driven completion detection. | Select when migrating to SPI ecosystem or needing lower 1.8 V operation; accept added firmware complexity for status management. |
Compared with 93LC66B-I/SN, the 93LC66BT-I/OT15KVAO saves 70% board area and suits ultra-compact modules; versus AT25040B-MAHL-T, it offers simpler status feedback and guaranteed bulk-erase capability but requires Microwire-compatible controller support.
Availability
93LC66BT-I/OT15KVAO is available at Aetrix Electronics and suitable for industrial sensor calibration, consumer appliance configuration, and automotive body control modules requiring stable component supply, long-lifecycle support, and RoHS-compliant packaging.
Supply support for 93LC66BT-I/OT15KVAO includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC66B series targets cost-sensitive, low-power embedded systems needing reliable serial nonvolatile memory - optimized for Microwire interface simplicity, minimal pin count, and robust operation across industrial temperature ranges.
FAQ
What is the memory organization of the 93LC66BT-I/OT15KVAO?
The 93LC66BT-I/OT15KVAO is a fixed 256 × 16-bit (4 Kbit) device - designated as a 'B' version, meaning it has no ORG pin and always operates in 16-bit word mode. This eliminates external configuration logic and simplifies firmware implementation compared to 'C' variants that require ORG pin control.
Does the 93LC66BT-I/OT15KVAO support bulk erase and write operations?
Yes, the 93LC66BT-I/OT15KVAO supports both Erase All (ERAL) and Write All (WRAL) instructions. ERAL clears the entire memory array to 1s in 6 ms; WRAL performs automatic ERAL then writes user-supplied data to all locations in 15 ms - both require VCC ≥ 4.5 V for proper execution.
What is the role of the DO pin on the 93LC66BT-I/OT15KVAO during programming?
During erase or write cycles, the DO pin serves as a Ready/Busy indicator: logic-low indicates ongoing programming, logic-high signals completion. After CS is brought high for ≥250 ns, DO reflects status; issuing a Start bit then lowering CS clears the status flag, enabling immediate re-polling.
Is an external pull-up resistor required on the DO pin of the 93LC66BT-I/OT15KVAO?
No external pull-up is required on DO - the pin is actively driven high or low during READ or status polling, and enters high-impedance (High-Z) state when deselected or idle. However, if DI and DO are shorted (shared bus), a current-limiting resistor (e.g., 1 kΩ) is recommended to prevent bus conflict during dummy-zero read preamble.
What voltage threshold triggers power-on protection in the 93LC66BT-I/OT15KVAO?
The 93LC66BT-I/OT15KVAO incorporates hardware-level power-on reset protection that inhibits all write operations when VCC falls below 1.5 V (typical). This prevents data corruption during power ramp-up, brown-out, or unstable supply conditions - a feature confirmed in DS21795E Section 1.0, Parameter D11.
93LC66BT-I/OT15KVAO Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 256 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 2 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- Automotive
- Qualification:
- AEC-Q100
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
93LC66BT-I/OT15KVAO FAQ
1.How can I place an order for 93LC66BT-I/OT15KVAO through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC66BT-I/OT15KVAO on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC66BT-I/OT15KVAO reliable?
The price and inventory of 93LC66BT-I/OT15KVAO are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC66BT-I/OT15KVAO is usually 5 days.
3.What payment methods are accepted for 93LC66BT-I/OT15KVAO?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC66BT-I/OT15KVAO transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC66BT-I/OT15KVAO?
93LC66BT-I/OT15KVAO orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC66BT-I/OT15KVAO order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC66BT-I/OT15KVAO?
For technical support, including 93LC66BT-I/OT15KVAO datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC66BT-I/OT15KVAO requirements.
6.How does Aetrix verify that 93LC66BT-I/OT15KVAO is sourced from the original manufacturer or authorized distributors?
All 93LC66BT-I/OT15KVAO products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC66BT-I/OT15KVAO meets industry standards.
7.What is the process for return or replacement of 93LC66BT-I/OT15KVAO?
All 93LC66BT-I/OT15KVAO units undergo pre-shipment inspection (PSI). If there is an issue with 93LC66BT-I/OT15KVAO, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC66BT-I/OT15KVAO part is unused and in its original packaging.
Return procedure for 93LC66BT-I/OT15KVAO:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC66BT-I/OT15KVAO Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

