Microchip Technology 93LC66C-E/P
- Part No.:
- 93LC66C-E/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93LC66C-E/P.pdf
- Description:
- IC EEPROM 4KBIT MICROWIRE 8DIP
- Quantity:
- Payment:

- Shipping:

Inventory:3,800
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC66C-E/P from Microchip Technology Inc. is a 4 Kbit low-voltage serial EEPROM with configurable 8-/16-bit word organization via the ORG pin, 2.5–5.5 V supply range, and industrial/automotive temperature support (−40°C to +125°C). It features Microwire-compatible 3-wire serial interface, self-timed erase/write cycles, automatic ERAL before WRAL, and power-on/off data protection - used in embedded system configuration storage and calibration data retention.
For engineers reviewing the 93LC66C-E/P datasheet, 93LC66C-E/P pinout, 93LC66C-E/P application, or 93LC66C-E/P equivalent, key selection considerations include ORG-pin-configurable memory width, automotive-grade endurance (1M cycles), Ready/Busy status signaling on DO, and compatibility with legacy Microwire controllers requiring strict timing compliance at 2.5 V.
Technical Context
The 93LC66C-E/P implements a synchronous serial Microwire interface with start-bit detection, opcode-driven command set (READ, WRITE, ERASE, ERAL, WRAL, EWEN/EWDS), and dual-organization memory array (512 × 8 or 256 × 16) selected by external logic level on ORG. Its internal state machine handles auto-erase prior to write and supports sequential read without reissuing address.
Timing is strictly voltage-dependent: max clock frequency is 2 MHz at VCC = 2.5 V, rising to 3 MHz at VCC ≥ 4.5 V; TWC (program cycle time) is 6 ms for 93LC versions; ERAL and WRAL require VCC ≥ 4.5 V and execute fully self-timed with DO indicating Ready/Busy status after CS high pulse ≥ 250 ns.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 4 Kbit (512 × 8 or 256 × 16, selectable via ORG pin) |
| Supply voltage | 2.5–5.5 V - enables direct interfacing with 3.3 V and 5 V microcontrollers without level shifters |
| Endurance | 1,000,000 erase/write cycles - supports frequent field calibration updates in automotive ECUs |
| Data retention | >200 years at 25°C - ensures long-term reliability in unattended industrial equipment |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - interoperable with legacy PIC® MCU peripherals |
| Temperature range | −40°C to +125°C (Automotive E grade) - qualified for under-hood and ADAS module deployment |
| Write cycle time | 6 ms typical - defines minimum interval between successive writes in real-time logging applications |
Pinout & Package
Package: 8-lead PDIP (E/P suffix denotes Automotive grade, Pb-free Matte Tin finish).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; initiates self-timed programming on falling edge (93LC) |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-transfer |
| DI | Data Input | Accepts start bit, opcode, address, and write data; shares bus with DO only with series resistor to prevent conflict |
| DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z on CS falling edge |
| VSS | Ground | Reference for all I/O and internal logic; must be connected before VCC during power-up |
| ORG | Organization select | High = 256 × 16 mode; Low = 512 × 8 mode; must be externally biased - no internal pull-up/down |
| NC | No internal connection | Pin 7 in PDIP/SOIC - must be left floating or tied to VSS/VCC per layout best practice |
| VCC | Power supply | 2.5–5.5 V; POR threshold is 1.5 V; must be ≥4.5 V for ERAL/WRAL execution |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin word-size selection | Enables single BOM reuse across 8-bit and 16-bit host systems without firmware changes |
| Auto-erase before write | Eliminates need for explicit ERASE command prior to WRITE - reduces software overhead and flash wear |
| ERAL before WRAL | Guarantees full-array blanking before bulk write, preventing partial-data corruption on power loss |
| Ready/Busy polling on DO | Allows non-blocking host operation - CPU can service other tasks while EEPROM programs internally |
| EWEN/EWDS security lock | Hardware-level write protection prevents accidental overwrites during brown-out or noise events |
Applications
| Industrial Sensor Calibration | Automotive ECU Configuration |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients in programmable pressure transducers. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at power-up and during field recalibration routines. Use Value: 200-year data retention ensures calibration integrity across product lifetime without battery backup. | Use Scenario: Holding adaptive learning parameters (e.g., throttle position adaptation, fuel trim) in engine control units. IC Role / Device Role / Timing Role: Automotive-grade EEPROM interfaced directly to 16-bit MCU via Microwire peripheral. Use Value: −40°C to +125°C operation and 1M-cycle endurance support repeated reprogramming during vehicle service life. |
| Medical Device Settings | Consumer Appliance User Preferences |
Use Scenario: Retaining user-adjusted therapy parameters (e.g., infusion rate, alarm thresholds) in portable insulin pumps. IC Role / Device Role / Timing Role: Safety-critical data storage with power-loss protection and verified write completion via DO polling. Use Value: Power-on/off data protection circuitry prevents corruption during unexpected battery removal or voltage sag. | Use Scenario: Saving user-selected modes (e.g., wash cycle, temperature, spin speed) in smart washing machines. IC Role / Device Role / Timing Role: Cost-optimized serial EEPROM sharing PCB footprint with 93LC66A/B variants via ORG pin flexibility. Use Value: Configurable 8-/16-bit organization allows same firmware to drive multiple appliance models with different MCU data bus widths. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC66B-E/P | Dedicated 256 × 16 organization; no ORG pin - fixed 16-bit interface | Requires 16-bit host data path; eliminates ORG routing but reduces design flexibility | Select when host MCU always uses 16-bit transfers and board space permits dedicated variant |
| 93LC66A-E/P | Dedicated 512 × 8 organization; no ORG pin - fixed 8-bit interface | Optimized for 8-bit microcontrollers; removes ORG bias network and simplifies layout | Select for cost-sensitive 8-bit designs where future 16-bit migration is not required |
Compared with 93LC66B-E/P and 93LC66A-E/P, the 93LC66C-E/P provides hardware-selectable word width - enabling one PCB design to support both 8-bit and 16-bit host interfaces through simple ORG pin strapping, reducing inventory and qualification effort.
Availability
93LC66C-E/P is available at Aetrix Electronics and suitable for automotive ECU configuration, industrial sensor calibration, and medical device parameter storage requiring stable component supply across extended product lifecycles.
Supply support for 93LC66C-E/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LC66C belongs to Microchip's legacy Microwire-compatible serial EEPROM product line, designed specifically for robust, low-power nonvolatile storage in automotive, industrial, and medical systems where proven reliability and long-term supply stability are critical.
FAQ
What is the function of the ORG pin on the 93LC66C-E/P?
The ORG pin on the 93LC66C-E/P selects memory organization: tied to VCC it configures the device as 256 × 16 (x16), and tied to VSS it configures as 512 × 8 (x8). This pin is absent on 93LC66A-E/P and 93LC66B-E/P variants. The 93LC66C-E/P requires external biasing - no internal pull-up/down - and must be held at a valid logic level during operation to ensure correct addressing and data width alignment.
Does the 93LC66C-E/P support true 3-wire SPI communication?
No, the 93LC66C-E/P implements Microwire protocol - a subset of SPI with single bidirectional data line (DI/DO), strict start-bit detection, and opcode-based command structure. It lacks SPI mode bits, CPOL/CPHA configuration, and full-duplex capability. While electrically compatible with many SPI masters via software bit-banging, it does not comply with standard SPI frame formatting or timing requirements defined in JEDEC or NXP specifications.
What is the minimum VCC required to execute ERAL or WRAL on the 93LC66C-E/P?
The 93LC66C-E/P requires VCC ≥ 4.5 V to execute ERAL (Erase All) or WRAL (Write All) commands. This is explicitly specified in the datasheet (DS21795E, pages 8 and 11). Attempting these operations below 4.5 V will result in undefined behavior or incomplete execution. Standard READ, WRITE, and ERASE functions remain operational down to 2.5 V.
How is Ready/Busy status monitored on the 93LC66C-E/P?
Ready/Busy status on the 93LC66C-E/P is monitored by polling the DO pin: DO = low indicates ongoing erase/write operation; DO = high indicates completion. To sample status, CS must first be brought low for ≥250 ns (TCSL), then brought high - after which DO reflects status within TSV (200–500 ns). Issuing a Start bit followed by CS low clears the status flag. DO returns to High-Z on CS falling edge.
Is the 93LC66C-E/P pin-compatible with the 93LC66C-I/P?
Yes, the 93LC66C-E/P and 93LC66C-I/P share identical pinout, package (8-lead PDIP), and electrical characteristics except for temperature rating: E grade is qualified for −40°C to +125°C (automotive), while I grade is −40°C to +85°C (industrial). Both use the same Pb-free Matte Tin finish and have identical AC/DC parametric limits within their respective temperature ranges.
93LC66C-E/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8, 256 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93LC66C-E/P FAQ
1.How can I place an order for 93LC66C-E/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC66C-E/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC66C-E/P reliable?
The price and inventory of 93LC66C-E/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC66C-E/P is usually 5 days.
3.What payment methods are accepted for 93LC66C-E/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC66C-E/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC66C-E/P?
93LC66C-E/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC66C-E/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC66C-E/P?
For technical support, including 93LC66C-E/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC66C-E/P requirements.
6.How does Aetrix verify that 93LC66C-E/P is sourced from the original manufacturer or authorized distributors?
All 93LC66C-E/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC66C-E/P meets industry standards.
7.What is the process for return or replacement of 93LC66C-E/P?
All 93LC66C-E/P units undergo pre-shipment inspection (PSI). If there is an issue with 93LC66C-E/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC66C-E/P part is unused and in its original packaging.
Return procedure for 93LC66C-E/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC66C-E/P Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

