My Inquiry
My Account
Microchip Technology 93LC66C-I/ST
- Part No.:
- 93LC66C-I/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93LC66C-I/ST.pdf
- Description:
- IC EEPROM 4KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:
- Shipping:
Inventory:908
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC66C-I/ST from Microchip Technology Inc. is a 4 Kbit low-voltage serial EEPROM with configurable 8-/16-bit word organization controlled by the ORG pin, operating across 2.5–5.5 V, supporting Industrial (−40°C to +85°C) temperature range, and featuring self-timed erase/write cycles, automatic ERAL/WRAL, and industry-standard 3-wire Microwire-compatible interface - used for nonvolatile parameter storage in embedded controllers and sensor calibration modules.
For engineers reviewing the 93LC66C-I/ST datasheet, 93LC66C-I/ST pinout, 93LC66C-I/ST application, or 93LC66C-I/ST equivalent, key selection criteria include VCC range compatibility (2.5–5.5 V), ORG-configurable memory width, Ready/Busy status polling via DO, endurance (1 million cycles), and Pb-free TSSOP-8 packaging with industrial temperature rating.
Technical Context
The 93LC66C-I/ST implements a synchronous 3-wire Microwire-compatible serial interface with CS, CLK, and DI/DO lines, where instruction execution begins on detection of a Start bit (CS high + DI high at CLK rising edge). Memory organization is dynamically selected: ORG = VSS enables 512 × 8-bit mode; ORG = VCC enables 256 × 16-bit mode.
It features hardware-based data protection including power-on/off voltage detection (VPOR = 1.5 V), EWEN/EWDS write-enable/disable latching, and automatic ERAL before WRAL. All erase/write operations are self-timed - TWC = 6 ms for erase/write, TEC = 6 ms for ERAL, TWL = 15 ms for WRAL - with DO providing real-time Ready/Busy status when CS is reasserted after ≥250 ns low time (TCSL).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 4 Kbit (512 × 8-bit or 256 × 16-bit, selectable via ORG pin) |
| VCC Range | 2.5 V to 5.5 V - supports single-supply operation in 3.3 V and 5 V systems |
| Endurance | 1,000,000 erase/write cycles - ensures long-term reliability in frequent configuration updates |
| Data Retention | Greater than 200 years - maintains stored calibration or setup data over product lifetime |
| Interface | 3-wire Microwire-compatible (CS, CLK, DI/DO) - minimal GPIO usage, no additional protocol overhead |
| Access Time | TPD ≤ 400 ns (at 1.8 V, CL = 100 pF) - enables fast read response in real-time control loops |
| Operating Temp | −40°C to +85°C (Industrial grade) - qualified for use in industrial automation and automotive body electronics |
Pinout & Package
93LC66C-I/ST is packaged in an 8-pin TSSOP (ST) with exposed pad option, pin-compatible with SOIC-8 and PDIP-8 footprints. Pin functions are standardized across Microchip's 93XX66 family.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; device enters Standby when low; must be held low ≥250 ns between instructions |
| CLK | Serial Clock | Synchronizes all data transfers; opcodes, addresses, and data clocked on rising edge |
| DI | Data Input | Accepts Start bit, opcode, address, and write data; may share net with DO if current-limited |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); tri-states on CS falling edge |
| VSS | Ground | Reference for all I/O and internal logic; must be low-impedance connection |
| ORG | Organization Control | Logic high → 256 × 16-bit mode; logic low → 512 × 8-bit mode; must be externally biased |
| NC | No Connect | Internally unconnected; left floating or tied to VSS per layout best practice |
| VCC | Power Supply | 2.5–5.5 V supply; includes on-chip POR circuitry triggering at 1.5 V |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin configurable memory width | Enables single BOM part to support both 8-bit microcontrollers (ORG = VSS) and 16-bit DSPs (ORG = VCC) |
| Self-timed erase/write with status polling | Eliminates need for external timing control; DO pin provides deterministic Ready/Busy feedback |
| Auto-ERAL before WRAL | Guarantees full array erasure prior to bulk write, preventing stale data retention in partial writes |
| Power-on/off data protection | Hardware VPOR circuit blocks write operations below 1.5 V, preventing corruption during brown-out |
| 1 M cycle endurance & 200-year retention | Validated for >10 years of daily configuration updates in field-deployed equipment |
Applications
| Industrial Sensor Calibration | Embedded Controller Configuration |
|---|---|
Use Scenario: Storing factory-trimmed offset/gain coefficients and linearization tables for analog sensor front-ends. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with infrequent writes and frequent reads; accessed during system boot and calibration routines. Use Value: Enables plug-and-play sensor replacement without host firmware update; ORG flexibility supports legacy 8-bit and modern 16-bit MCU platforms. |
Use Scenario: Holding user-defined settings (e.g., display brightness, communication baud rate, alarm thresholds) in HVAC controllers and PLC I/O modules. IC Role / Device Role / Timing Role: System configuration memory updated only on menu change; retains values across power cycles. Use Value: Eliminates battery-backed SRAM; 2.5 V minimum VCC allows direct connection to 3.3 V rails without level-shifting. |
| Automotive Body Electronics | Medical Device Setup Storage |
Use Scenario: Saving seat/mirror position presets and lighting profiles in automotive door modules. IC Role / Device Role / Timing Role: EEPROM interfaced via MCU SPI peripheral emulating Microwire protocol; accessed during wake-up sequence. Use Value: −40°C to +85°C rating meets AEC-Q100 Grade 2 requirements; 1M endurance exceeds 15-year vehicle lifecycle expectations. |
Use Scenario: Storing regulatory-mandated calibration logs, device ID, and safety-critical operational limits in portable diagnostic instruments. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration store with hardware write-protection (EWDS default on power-up). Use Value: Automatic EWDS on power-up prevents accidental overwrite; data retention >200 years satisfies FDA long-term recordkeeping mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC66B-I/ST | Dedicated 256 × 16-bit organization; no ORG pin - fixed 16-bit interface | Requires 16-bit MCU or firmware adaptation for 8-bit bus; eliminates ORG routing complexity | Select when memory width is fixed and board space permits simplified pinout |
| AT25040B-MAHL-T | SPI interface (4-wire), 512 × 8-bit, 1.8–5.5 V, 20 MHz max clock | Requires additional CS line; incompatible instruction set; higher speed but no WRAL/ERAL | Choose for systems already using SPI peripherals and needing faster random access |
Compared with 93LC66B-I/ST, the 93LC66C-I/ST offers design flexibility through ORG-selectable word size; compared with AT25040B-MAHL-T, it provides Microwire compatibility, integrated ERAL/WRAL commands, and lower pin count - critical for space-constrained MCU designs.
Availability
93LC66C-I/ST is available at Aetrix Electronics and suitable for industrial automation, automotive body electronics, and medical device manufacturing requiring stable component supply, long-term obsolescence management, and RoHS-compliant sourcing.
Supply support for 93LC66C-I/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, mixed-signal, analog, and Flash-IP solutions, serving industrial, automotive, consumer, and communications markets with high-reliability semiconductor products.
The 93LC66C belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for low-power, pin-efficient nonvolatile storage in resource-constrained embedded systems where Microwire compatibility and hardware data protection are essential.
FAQ
What is the function of the ORG pin on the 93LC66C-I/ST?
The ORG pin on the 93LC66C-I/ST selects memory organization: tied to VCC, it configures the device as 256 × 16-bit; tied to VSS, it configures as 512 × 8-bit. This dual-mode capability allows one 93LC66C-I/ST part number to serve both 8-bit and 16-bit microcontroller interfaces without redesign. The ORG pin must be externally biased - floating is not permitted.
How does the 93LC66C-I/ST indicate readiness after an erase or write operation?
The 93LC66C-I/ST uses the DO pin to signal Ready/Busy status: DO = low indicates ongoing erase/write; DO = high indicates completion. To poll this status, CS must be brought high for ≥250 ns after the initial command, then sampled on subsequent CLK edges. Issuing a new Start bit followed by CS low clears the status flag.
What is the minimum VCC required for reliable operation of the 93LC66C-I/ST?
The 93LC66C-I/ST requires VCC ≥ 2.5 V for guaranteed functional operation across its Industrial temperature range. Its internal voltage detect (VPOR) circuit disables all programming functions below 1.5 V to prevent data corruption during power ramp-up or brown-out conditions - ensuring safe operation even with marginal supply margins.
Can the 93LC66C-I/ST be used in place of the 93LC66A-I/ST or 93LC66B-I/ST?
Yes, the 93LC66C-I/ST is functionally backward-compatible with 93LC66A-I/ST (fixed 8-bit) and 93LC66B-I/ST (fixed 16-bit) when ORG is hardwired to VSS or VCC respectively. However, the 93LC66C-I/ST adds ORG flexibility and shares identical pinout, timing, and instruction set - making it a drop-in upgrade for new designs requiring configurability.
Does the 93LC66C-I/ST support sequential read mode?
Yes, the 93LC66C-I/ST supports sequential read: when CS remains high after a READ instruction, the internal address counter automatically increments, outputting consecutive memory locations on DO with each CLK rising edge. This enables efficient bulk data retrieval without reissuing addresses - reducing host MCU overhead in configuration loading routines.
93LC66C-I/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 4Kbit
- Memory Organization:
- 512 x 8, 256 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 6ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93LC66C-I/ST FAQ
1.How can I place an order for 93LC66C-I/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC66C-I/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC66C-I/ST reliable?
The price and inventory of 93LC66C-I/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC66C-I/ST is usually 5 days.
3.What payment methods are accepted for 93LC66C-I/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC66C-I/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC66C-I/ST?
93LC66C-I/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC66C-I/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC66C-I/ST?
For technical support, including 93LC66C-I/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC66C-I/ST requirements.
6.How does Aetrix verify that 93LC66C-I/ST is sourced from the original manufacturer or authorized distributors?
All 93LC66C-I/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC66C-I/ST meets industry standards.
7.What is the process for return or replacement of 93LC66C-I/ST?
All 93LC66C-I/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC66C-I/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC66C-I/ST part is unused and in its original packaging.
Return procedure for 93LC66C-I/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC66C-I/ST Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
