Microchip Technology 93LC76C-E/ST
- Part No.:
- 93LC76C-E/ST
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
93LC76C-E/ST.pdf
- Description:
- IC EEPROM 8KBIT MICROWIRE 8TSSOP
- Quantity:
- Payment:

- Shipping:

Inventory:4,262
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC76C-E/ST from Microchip Technology is an 8 Kbit, low-voltage, serial EEPROM with Microwire-compatible 3-wire interface, supporting both 1024 × 8-bit and 512 × 16-bit configurations via the ORG pin. It features Program Enable (PE) write-protection, self-timed erase/write cycles, Ready/Busy status on DO, and operates across -40°C to +125°C. Used in automotive body control modules for calibration storage.
For engineers reviewing the 93LC76C-E/ST datasheet, 93LC76C-E/ST pinout, 93LC76C-E/ST application, or 93LC76C-E/ST equivalent, key selection considerations include VCC range (2.5–5.5 V), dual-word-size configurability, PE-enabled hardware write lock, industrial/automotive temperature grading, and TSSOP-8 package compatibility with legacy 93LC series layouts.
Technical Context
The 93LC76C-E/ST implements a synchronous serial Microwire interface with CS, CLK, DI, and DO signals, where instruction execution is triggered by a Start condition (CS high + DI high on CLK rising edge). Memory organization is dynamically selected: ORG = VSS enables 1024 × 8-bit mode; ORG = VCC enables 512 × 16-bit mode.
Write operations require prior EWEN command and active-high PE signal; ERAL and WRAL instructions perform full-array erase/write with auto-erase. Ready/Busy status is polled via DO pin during programming, with TWC = 5 ms typical erase/write cycle time at VCC ≥ 2.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 8 Kbit (1024 × 8 or 512 × 16, selectable via ORG pin) |
| VCC operating range | 2.5 V to 5.5 V - supports wide-input automotive power rails |
| Temperature grade | -40°C to +125°C (Automotive E-grade) - qualified for under-hood use |
| Interface | 3-wire Microwire-compatible serial - minimal GPIO usage, no SPI mode bits required |
| Endurance | 1,000,000 erase/write cycles - suitable for frequent firmware parameter updates |
| Data retention | 200 years at +25°C - ensures long-term calibration data integrity |
| Write current | 3 µA standby, ≤500 mA peak during write - low quiescent power, burst-capable supply design |
Pinout & Package
8-lead TSSOP package (ST suffix), 3.0 mm × 4.4 mm body, 0.65 mm pitch, Pb-free Matte Tin finish. Pin 1 marked by laser dot; exposed pad not present.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between commands; deselects device into standby |
| CLK | Serial Clock | Positive-edge synchronous timing; supports up to 3 MHz at VCC ≥ 4.5 V; stoppable mid-transfer |
| DI | Data Input | Accepts Start bit, opcode, address, and data; requires external pull-down if shared with DO |
| DO | Data Output / Status | Tri-state output; delivers read data or Ready/Busy (low = busy); enters High-Z on CS falling edge |
| VSS | Ground | Reference return for all I/O and core logic; must be low-impedance connection |
| ORG | Organization select | Hardwired to VSS or VCC only; selects 8-bit (x8) or 16-bit (x16) memory mapping |
| PE | Program Enable | Must be high to allow EWEN, ERASE, WRITE, WRAL; tied low to permanently inhibit writes |
| VCC | Power supply | 2.5–5.5 V input; internal POR triggers at ~1.5 V; powers all logic and memory array |
Key Features
| Feature | Design Value |
|---|---|
| ORG-pin word-size selection | Enables single BOM support for both 8-bit and 16-bit host MCU data paths without redesign |
| Hardware write protection (PE pin) | Prevents accidental overwrites during power transients or firmware faults - no software dependency |
| Self-timed erase/write with auto-erase | Eliminates need for external timing circuitry or watchdog timeout management in host firmware |
| Ready/Busy polling via DO | Allows deterministic host synchronization without fixed delays or interrupt lines |
| Power-on/off data protection | Internal circuitry blocks writes when VCC drops below 1.5 V - prevents corruption during brownout |
Applications
| Engine Control Unit (ECU) Trim Storage | Automotive Infotainment Settings |
|---|---|
Use Scenario: Storing fuel injection timing trims and sensor offset calibrations that persist across ignition cycles and battery disconnects. IC Role / Device Role / Timing Role: Nonvolatile configuration register providing byte- or word-addressable storage with guaranteed 200-year data retention. Use Value: Enables field-updatable calibration without requiring reprogramming of main MCU flash; PE pin prevents corruption during cranking voltage sag. | Use Scenario: Retaining user preferences (volume, equalizer, display brightness) across vehicle power-down events. IC Role / Device Role / Timing Role: Serial configuration memory interfaced directly to infotainment SoC's Microwire peripheral. Use Value: Dual-word-size support allows optimal alignment with 16-bit audio DSP registers; TSSOP-8 footprint matches space-constrained dashboard PCB layouts. |
| Body Control Module (BCM) Door Lock Logic | ADAS Camera Module Calibration |
Use Scenario: Holding door lock/unlock sequence patterns and anti-theft handshake keys updated via CAN diagnostics. IC Role / Device Role / Timing Role: Secure, write-protected memory accessed via microcontroller GPIO bit-banging or dedicated Microwire controller. Use Value: PE and ORG pins allow hardware-enforced write lockdown after initial commissioning; E-grade temp rating ensures operation near door latch actuators. | Use Scenario: Storing lens distortion coefficients and sensor gain offsets generated during factory camera calibration. IC Role / Device Role / Timing Role: High-reliability EEPROM storing critical image processing parameters used at boot-time by image signal processor. Use Value: 1M endurance supports repeated recalibration during production test; Ready/Busy polling simplifies timing-critical boot sequence integration. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC76C-I/ST | Same silicon, Industrial grade (-40°C to +85°C); lacks automotive qualification and AEC-Q100 stress testing | Suitable for non-automotive embedded systems (industrial HMI, medical devices) where extended temperature is not required | Select for cost-sensitive non-automotive designs needing identical functionality without E-grade validation |
| AT25DF041A-SH-B | 4 Mbit SPI NOR Flash; no ORG/PE pins; sector erase only; no Ready/Busy pin - requires software polling or fixed delays | Used where larger code/data storage needed; incompatible pinout and protocol - requires firmware and layout changes | Choose only when >8 Kbit capacity or execute-in-place capability is mandatory; not a drop-in replacement |
Compared with 93LC76C-I/ST, the 93LC76C-E/ST adds automotive qualification and higher temperature margin; compared with AT25DF041A-SH-B, it offers simpler interface, hardware write lock, and true byte-level erase - critical for frequent small-parameter updates.
Availability
93LC76C-E/ST is available at Aetrix Electronics and suitable for automotive body electronics, engine management systems, and ADAS calibration storage requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 93LC76C-E/ST includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global manufacturing and support infrastructure.
The 93LC76C belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power, nonvolatile storage in automotive, industrial, and consumer systems requiring simple 3-wire communication and robust data integrity.
FAQ
What is the function of the ORG pin on the 93LC76C-E/ST?
The ORG pin on the 93LC76C-E/ST selects memory organization: tied to VSS enables 1024 × 8-bit mode; tied to VCC enables 512 × 16-bit mode. This pin is not sampled dynamically - it must be hardwired before power-up and remains fixed during operation. The 93LC76C-E/ST uses this pin to provide flexibility for hosts with differing data bus widths without changing the part number.
How does the PE pin protect against unintended writes in the 93LC76C-E/ST?
The PE (Program Enable) pin on the 93LC76C-E/ST must be driven high to permit any erase or write operation - including EWEN, ERASE, WRITE, and WRAL. If PE is held low, all programming functions are disabled regardless of command sequence or VCC level. This hardware lock operates independently of firmware state, making the 93LC76C-E/ST resistant to corruption during reset, brownout, or software crash scenarios.
What is the maximum clock frequency supported by the 93LC76C-E/ST at 3.3 V?
At VCC = 3.3 V, the 93LC76C-E/ST supports a maximum clock frequency of 2 MHz, as specified in Table 1-2 (A1 parameter). This limit applies across the full automotive temperature range (-40°C to +125°C). Exceeding 2 MHz may result in setup/hold violations, particularly for TDIS and TCKH timing margins, and is not guaranteed by characterization.
Can the 93LC76C-E/ST be used in a shared DI/DO bus configuration?
Yes, the 93LC76C-E/ST supports shared DI/DO (single-wire bus) but requires a series resistor (typically 10 kΩ) between pins to prevent bus conflict during the dummy zero preceding READ operations. Without the resistor, undefined voltage levels may occur when A0 = high, risking data corruption or excessive current draw. The 93LC76C-E/ST's tri-state DO output enables this topology, though separate lines are preferred for robustness.
What packaging options are available for the 93LC76C-E/ST?
93LC76C-E/ST is supplied exclusively in 8-lead TSSOP (Thin Shrink Small Outline Package) with ST suffix, measuring 3.0 mm × 4.4 mm, 0.65 mm lead pitch, and Pb-free Matte Tin finish. It is not offered in PDIP, SOIC, MSOP, SOT-23, DFN, or TDFN variants - those are available only for other members of the 93LC76 family (e.g., 93LC76C-E/SN for SOIC).
93LC76C-E/ST Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8, 512 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-TSSOP
93LC76C-E/ST FAQ
1.How can I place an order for 93LC76C-E/ST through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC76C-E/ST on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC76C-E/ST reliable?
The price and inventory of 93LC76C-E/ST are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC76C-E/ST is usually 5 days.
3.What payment methods are accepted for 93LC76C-E/ST?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC76C-E/ST transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC76C-E/ST?
93LC76C-E/ST orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC76C-E/ST order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC76C-E/ST?
For technical support, including 93LC76C-E/ST datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC76C-E/ST requirements.
6.How does Aetrix verify that 93LC76C-E/ST is sourced from the original manufacturer or authorized distributors?
All 93LC76C-E/ST products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC76C-E/ST meets industry standards.
7.What is the process for return or replacement of 93LC76C-E/ST?
All 93LC76C-E/ST units undergo pre-shipment inspection (PSI). If there is an issue with 93LC76C-E/ST, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC76C-E/ST part is unused and in its original packaging.
Return procedure for 93LC76C-E/ST:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC76C-E/ST Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
