Microchip Technology 93LC76C-I/MS
- Part No.:
- 93LC76C-I/MS
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Datasheet:
-
93LC76C-I/MS.pdf
- Description:
- IC EEPROM 8KBIT MICROWIRE 8MSOP
- Quantity:
- Payment:

- Shipping:

Inventory:1,610
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC76C-I/MS from Microchip Technology Inc. is an 8Kbit, low-voltage, serial Microwire-compatible EEPROM with user-selectable 8-bit or 16-bit word organization via the ORG pin, program enable (PE) write protection, and industrial temperature range (–40°C to +85°C). It operates from 2.5V to 5.5V, supports self-timed erase/write cycles, and delivers 1 million endurance cycles with >200 years data retention - used in embedded system configuration storage and calibration data logging.
For engineers reviewing the 93LC76C-I/MS datasheet, 93LC76C-I/MS pinout, 93LC76C-I/MS application, or 93LC76C-I/MS equivalent, key selection criteria include VCC operating range (2.5–5.5V), ORG/PE pin dependency for memory configuration and write-enable control, Ready/Busy status polling via DO, sequential read capability, and MSOP-8 package compatibility with space-constrained PCB layouts.
Technical Context
The 93LC76C-I/MS implements a synchronous 3-wire Microwire interface (CS, CLK, DI/DO) with start-bit detection and opcode-based command execution. Memory organization (x8/x16) is dynamically selected by the logic level on the ORG pin, while the PE pin must be driven high to permit erase/write operations - both pins are exclusive to the 'C' variant.
It features automatic ERAL before WRAL, power-on/off data protection, and device status signaling via DO pin (Ready/Busy). All programming modes require prior EWEN instruction, and the device powers up in EWDS (write-disabled) state - ensuring robust immunity against accidental writes during power transitions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 8 Kbit (1024 × 8 or 512 × 16, selectable via ORG pin) |
| VCC operating range | 2.5V to 5.5V - supports single-supply operation in 3.3V and 5V systems |
| Endurance | 1,000,000 erase/write cycles - enables long-term field calibration updates |
| Data retention | >200 years at 25°C - suitable for unattended, maintenance-free deployments |
| Write cycle time | 5 ms (TWC, typical at VCC ≥ 2.5V) - defines minimum interval between successive write commands |
| Max clock frequency | 3 MHz at VCC ≥ 4.5V - sets upper bound for serial transaction throughput |
| Temperature range | –40°C to +85°C (Industrial grade) - validated for extended operation in harsh ambient environments |
Pinout & Package
8-lead MSOP (Micro Small Outline Package), 3.0 mm × 3.0 mm body, 0.65 mm pitch, exposed pad optional (VSS or floating), Pb-free Matte Tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions to reset internal logic |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcodes, addresses, and data |
| DI | Data Input | Receives start bit, instruction opcodes, address bits, and write data |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z on CS falling edge |
| VSS | Ground | Reference return path for all signals and power; connects to exposed pad in DFN variants |
| ORG | Organization select | High = 16-bit mode; Low = 8-bit mode; must be externally biased - no internal pull-up/down |
| PE | Program Enable | High = write enabled; Low = full array write-protection; must not float |
| VCC | Power supply | 2.5–5.5V input; internal voltage detect (VPOR ≈1.5V) prevents operation below safe threshold |
Key Features
| Feature | Design Value |
|---|---|
| Word-size selection via ORG pin | Enables flexible firmware compatibility - same hardware supports 8-bit microcontrollers (ORG = 0) or 16-bit controllers (ORG = 1) |
| Hardware write protection via PE pin | Prevents unintended writes during brown-out, noise events, or software faults - no register-level lock required |
| Self-timed erase/write with auto-ERAL | Eliminates need for external timing circuitry or software delay loops; WRAL includes built-in ERAL |
| Ready/Busy status on DO pin | Allows non-blocking polling during programming - avoids fixed-time delays and improves system responsiveness |
| Sequential read mode | Reduces transaction overhead - holding CS high automatically increments address and streams consecutive bytes/words |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-calibrated sensor offset/gain coefficients and user-adjusted trim values in portable gas analyzers. IC Role / Device Role / Timing Role: Nonvolatile configuration storage with infrequent writes and frequent reads; accessed via MCU's Microwire peripheral during boot and calibration routines. Use Value: Enables field recalibration without firmware update; 1M endurance supports >1000 recalibrations over product lifetime. | Use Scenario: Retaining patient-specific therapy parameters and device operational history in battery-powered infusion pumps. IC Role / Device Role / Timing Role: Secure, low-power parameter store accessed only during setup or error recovery; powered from same 3.3V rail as main controller. Use Value: Maintains treatment continuity across power cycles; >200-year retention ensures data integrity over full device service life. |
| Automotive Body Control Module | Smart Energy Metering |
Use Scenario: Saving seat/mirror position presets and lighting profiles in vehicle BCMs operating across –40°C to +85°C ambient. IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfaced to 8-bit MCU via 3-wire bus; ORG tied low for 8-bit alignment with legacy firmware. Use Value: Guaranteed operation at full temperature range without derating; PE pin hardwired to VCC ensures reliable write access during active mode. | Use Scenario: Logging tariff schedules, demand-response events, and meter firmware version in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Tamper-resistant configuration and event log storage; accessed during scheduled wake-up intervals to minimize system power draw. Use Value: 2.5V min VCC allows direct connection to supercapacitor backup rail; standby current ≤5 µA extends backup runtime. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC76B-I/MS | No ORG or PE pins; fixed 16-bit organization; identical VCC range and package | Lacks hardware write protection and word-size flexibility - requires firmware adaptation for 8-bit systems | Select when 16-bit word access is mandatory and write protection is managed in software |
| AT25080B-MAU-10 | SPI interface (4-wire), 8Kbit, 2.5–5.5V, no ORG/PE; 20 MHz max clock; SOIC-8/UDFN-8 | Different protocol stack - requires SPI peripheral and driver rewrite; no hardware-configurable word size | Choose for higher-speed serial access where SPI infrastructure already exists and Microwire compatibility is unnecessary |
Compared with 93LC76B-I/MS and AT25080B-MAU-10, the 93LC76C-I/MS uniquely combines hardware-selectable word size, dedicated write-enable control, and Microwire compatibility - making it optimal for mixed-architecture designs requiring both 8-bit and 16-bit firmware support without layout or driver changes.
Availability
93LC76C-I/MS is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply, long-term lifecycle assurance, and RoHS-compliant packaging.
Supply support for 93LC76C-I/MS includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, FPGA, and memory solutions, specializing in embedded control and connectivity technologies.
The 93LC76C belongs to Microchip's legacy 93XX serial EEPROM family, designed specifically for cost-sensitive, low-power, nonvolatile data storage in resource-constrained embedded systems with Microwire-compatible host interfaces.
FAQ
What is the function of the ORG pin on the 93LC76C-I/MS?
The ORG pin on the 93LC76C-I/MS selects memory word size: logic high configures the device as 512 × 16-bit, and logic low configures it as 1024 × 8-bit. This pin is absent on 'A' and 'B' variants and must be externally biased - it has no internal pull-up or pull-down. The 93LC76C-I/MS uses this pin to maintain backward compatibility with both 8-bit and 16-bit microcontroller architectures without requiring separate part numbers.
How does the PE pin protect against accidental writes in the 93LC76C-I/MS?
The PE (Program Enable) pin on the 93LC76C-I/MS must be driven high to allow any erase or write operation; tying it low disables all programming functions permanently until PE is asserted. Unlike software locks, this hardware-level protection remains active during power transients, brown-outs, or MCU resets - ensuring the 93LC76C-I/MS array cannot be corrupted even if firmware executes errant commands.
What is the maximum clock frequency supported by the 93LC76C-I/MS at 3.3V operation?
At VCC = 3.3V (within the 2.5–5.5V range), the 93LC76C-I/MS supports a maximum clock frequency of 2 MHz, as specified in Table 1-2 (A1 parameter, 2.5V ≤ VCC < 4.5V). Exceeding this limit risks setup/hold violations and unreliable command execution - system designers must configure the host controller's serial clock generator accordingly for stable 93LC76C-I/MS communication.
Does the 93LC76C-I/MS require an external pull-up resistor on the DO pin?
No, the 93LC76C-I/MS does not require an external pull-up on the DO pin. The output buffer actively drives high or low during read/status cycles and enters High-Z when inactive (e.g., after CS goes low). However, if DI and DO are shorted (shared bus configuration), a series resistor (~1 kΩ) is recommended to prevent bus contention when A0 = high during the dummy zero phase of read operations - per Section 2.2 of the 93LC76C-I/MS datasheet.
Can the 93LC76C-I/MS be used in automotive applications requiring AEC-Q200 qualification?
The 93LC76C-I/MS is rated for Industrial temperature (–40°C to +85°C) and is not AEC-Q200 qualified. For automotive applications, Microchip offers the 93LC76C-E/MS variant ('E' suffix), which is qualified to AEC-Q200 Grade 2 (–40°C to +105°C) and undergoes additional stress testing. The 93LC76C-I/MS should only be deployed in automotive subsystems outside the engine compartment or cabin air control modules where ambient temperatures remain within its specified industrial range.
93LC76C-I/MS Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-TSSOP, 8-MSOP (0.118", 3.00mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8, 512 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-MSOP
93LC76C-I/MS FAQ
1.How can I place an order for 93LC76C-I/MS through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC76C-I/MS on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC76C-I/MS reliable?
The price and inventory of 93LC76C-I/MS are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC76C-I/MS is usually 5 days.
3.What payment methods are accepted for 93LC76C-I/MS?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC76C-I/MS transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC76C-I/MS?
93LC76C-I/MS orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC76C-I/MS order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC76C-I/MS?
For technical support, including 93LC76C-I/MS datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC76C-I/MS requirements.
6.How does Aetrix verify that 93LC76C-I/MS is sourced from the original manufacturer or authorized distributors?
All 93LC76C-I/MS products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC76C-I/MS meets industry standards.
7.What is the process for return or replacement of 93LC76C-I/MS?
All 93LC76C-I/MS units undergo pre-shipment inspection (PSI). If there is an issue with 93LC76C-I/MS, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC76C-I/MS part is unused and in its original packaging.
Return procedure for 93LC76C-I/MS:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC76C-I/MS Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

