Microchip Technology 93LC76CT-I/MC
- Part No.:
- 93LC76CT-I/MC
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-VFDFN Exposed Pad
- Datasheet:
-
93LC76CT-I/MC.pdf
- Description:
- IC EEPROM 8KBIT MICROWIRE 8DFN
- Quantity:
- Payment:

- Shipping:

Inventory:7,625
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC76CT-I/MC from Microchip Technology Inc. is an 8Kbit, low-voltage, serial EEPROM with Microwire-compatible 3-wire interface, supporting both 8-bit (x8) and 16-bit (x16) word organization via the ORG pin, 2.5–5.5V VCC range, Industrial temperature grade (–40°C to +85°C), and 1 million erase/write cycles - used for nonvolatile parameter storage in embedded microcontroller systems.
For engineers reviewing the 93LC76CT-I/MC datasheet, 93LC76CT-I/MC pinout, 93LC76CT-I/MC application, or 93LC76CT-I/MC equivalent, key selection considerations include its dual-word-size configurability, Program Enable (PE) write-protection, Ready/Busy status signaling on DO, self-timed erase/write, and compatibility with space-constrained designs using the 8-lead 2x3 DFN package (MC).
Technical Context
This device implements a synchronous serial Microwire interface with CS, CLK, DI, and DO signals, where instruction execution is triggered by a Start condition (CS high + DI high on CLK rising edge). Memory access uses opcode-driven commands including READ, WRITE, ERASE, ERAL, WRAL, EWEN, and EWDS - all clocked on CLK rising edges.
It features hardware-level data protection: power-on/off detection (VPOR = 1.5 V typical), automatic EWDS at power-up, and mandatory PE = high for programming. The ORG pin selects x8 (ORG = low) or x16 (ORG = high) organization, while PE must be tied to VCC or VSS - floating is prohibited.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 8 Kbit (1024 × 8 or 512 × 16, selectable via ORG pin) |
| VCC Range | 2.5 V to 5.5 V - supports single-supply operation across 3.3 V and 5 V systems |
| Endurance | 1,000,000 erase/write cycles - enables long-term field calibration and logging |
| Data Retention | Greater than 200 years at 25°C - ensures firmware or configuration persistence over product lifetime |
| Write Cycle Time | 5 ms typical (TWC) - defines minimum interval between successive write operations |
| Max Clock Frequency | 3 MHz at VCC ≥ 4.5 V - sets maximum serial throughput for configuration reads/writes |
| Temperature Range | –40°C to +85°C (Industrial grade) - validated for industrial control and automotive body electronics |
Pinout & Package
Package: 8-lead 2x3 mm DFN (exposed pad, MC suffix), Pb-free Matte Tin finish, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby mode |
| 2 CLK | Serial Clock | Synchronizes all data transfers; opcodes, addresses, and data clocked in/out on rising edge |
| 3 DI | Data Input | Accepts Start bit, opcodes, addresses, and write data; must not float during operation |
| 4 DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z when CS low or after operation completion |
| 5 VSS | Ground | Reference for all I/O and internal circuitry; exposed pad (if present) may be connected to VSS |
| 6 ORG | Organization Select | High = x16 mode (512 words), low = x8 mode (1024 words); must be hard-wired, not floated |
| 7 PE | Program Enable | High = write enabled; low = full array write-protection; mandatory tie to VCC/VSS - no floating allowed |
| 8 VCC | Power Supply | 2.5–5.5 V supply; internal POR circuit triggers at ~1.5 V to prevent spurious writes during brownout |
Key Features
| Feature | Design Value |
|---|---|
| Word-size configurability | Single device supports either 1024×8 or 512×16 layout via ORG pin - reduces BOM count for dual-architecture designs |
| Hardware write protection | Dedicated PE pin enables system-level lockout of memory writes - prevents corruption during firmware updates or power transitions |
| Self-timed erase/write | No external timing components required; internal logic manages auto-erase before write - simplifies host controller firmware |
| Ready/Busy status signaling | DO pin doubles as status indicator during programming - eliminates need for fixed delay loops or polling overhead |
| Power-on data protection | Internal voltage detect (VPOR ≈ 1.5 V) inhibits all operations below threshold - guarantees safe reset behavior across voltage ramps |
Applications
| Smart Meter Calibration Storage | Industrial PLC Configuration Backup |
|---|---|
Use Scenario: Storing meter-specific calibration coefficients, tariff tables, and tamper logs in utility smart meters operating across wide temperature ranges. IC Role / Device Role / Timing Role: Nonvolatile parameter storage with guaranteed 200-year retention and 1M endurance - retains accuracy through decades of field deployment. Use Value: Eliminates battery-backed SRAM; supports secure, infrequent writes with hardware write-protection (PE) to prevent unauthorized recalibration. | Use Scenario: Preserving ladder logic configuration, I/O mapping, and alarm thresholds in programmable logic controllers deployed in factory automation environments. IC Role / Device Role / Timing Role: Serial EEPROM interfacing directly with PLC microcontroller via Microwire - minimal pin count, compatible with legacy 3-wire protocols. Use Value: Enables field-upgradable configurations without PCB redesign; ORG pin allows same part to support both 8-bit and 16-bit host data buses. |
| Automotive Body Control Module | Medical Device Usage Logging |
Use Scenario: Recording seat position memory, mirror presets, and lighting profiles in automotive BCMs requiring AEC-Q100-compliant components. IC Role / Device Role / Timing Role: Industrial-grade EEPROM (–40°C to +85°C) with robust ESD protection (≥4 kV) - withstands automotive electrical environments. Use Value: PE and ORG pins allow OEMs to lock configuration during production and adapt memory layout to MCU bus width - reducing variant SKUs. | Use Scenario: Capturing usage timestamps, sensor calibration history, and maintenance alerts in portable diagnostic equipment with strict regulatory data integrity requirements. IC Role / Device Role / Timing Role: Tamper-resistant nonvolatile storage with sequential read and WRAL/ERAL support - enables audit-trail generation and full-memory reinitialization. Use Value: 1M endurance and >200-year retention meet FDA 21 CFR Part 11 data longevity expectations; Ready/Busy signaling ensures deterministic write confirmation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC76C-I/SN | Same 8Kbit capacity, ORG/PE pins, and electrical specs; packaged in 8-lead SOIC (SN) instead of DFN (MC) | SOIC offers easier prototyping and hand-soldering; DFN provides 40% smaller footprint and better thermal performance | Select SN for lab validation or low-volume assembly; choose MC for space-constrained, high-reliability production boards |
| AT25DF041A-MAU-T | 4 Mbit SPI EEPROM (not Microwire); lacks ORG/PE pins; supports faster 20 MHz SPI clock vs. 3 MHz Microwire | Requires SPI interface and different command set; no hardware write-enable pin - relies on software locks | Use only if migrating to SPI architecture; not drop-in compatible due to protocol, pinout, and protection model differences |
Compared with 93LC76C-I/SN and AT25DF041A-MAU-T, the 93LC76CT-I/MC uniquely combines ORG-selectable word size, dedicated PE-based hardware write protection, and ultra-compact DFN packaging - making it optimal for cost-sensitive, space-limited industrial controllers requiring flexible memory interfacing.
Availability
93LC76CT-I/MC is available at Aetrix Electronics and suitable for smart meter calibration storage, industrial PLC configuration backup, and automotive body control module applications requiring stable component supply, long-term lifecycle support, and RoHS-compliant packaging.
Supply support for 93LC76CT-I/MC includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LCxx family was designed specifically for low-power, serial nonvolatile memory applications in resource-constrained embedded systems - emphasizing reliability, ease of integration, and broad voltage/temperature operation.
FAQ
What is the function of the ORG pin on the 93LC76CT-I/MC?
The ORG pin on the 93LC76CT-I/MC selects memory organization: logic high configures the device as 512 × 16-bit (x16), and logic low configures it as 1024 × 8-bit (x8). This pin must be hard-wired to VCC or VSS - floating is prohibited. The 93LC76CT-I/MC requires this pin to operate, unlike 'A' or 'B' variants which have fixed organization.
How does the PE pin protect memory on the 93LC76CT-I/MC?
The PE (Program Enable) pin on the 93LC76CT-I/MC must be driven high to allow any erase or write operation; tying it low disables all programming functions, providing hardware-level write protection. Unlike software locks, this protection remains active during power transitions and brownouts - a critical safeguard for the 93LC76CT-I/MC in safety-critical systems.
What package type does the 93LC76CT-I/MC use, and what are its key mechanical features?
The 93LC76CT-I/MC uses an 8-lead 2x3 mm DFN package (MC suffix) with an exposed thermal pad. It measures 2.0 mm × 3.0 mm × 0.75 mm, supports Pb-free Matte Tin finish, and is RoHS compliant. The exposed pad may be connected to VSS for improved thermal dissipation - a feature confirmed in Microchip's DS21796M packaging diagrams.
Does the 93LC76CT-I/MC support sequential read, and how is it implemented?
Yes, the 93LC76CT-I/MC supports sequential read: when CS remains high after a READ instruction, the internal address counter automatically increments, outputting consecutive memory locations on DO. This eliminates host-side address management overhead and is confirmed in Section 2.7 of the DS21796M datasheet for the 93LC76CT-I/MC.
What is the minimum VCC voltage required for reliable operation of the 93LC76CT-I/MC?
The 93LC76CT-I/MC requires a minimum VCC of 2.5 V for full specification compliance. Its internal power-on reset (POR) circuit activates at approximately 1.5 V (VPOR), disabling all operations below that threshold to prevent corruption - a behavior explicitly defined for '93LC' devices in Table 1-1 of the DS21796M datasheet.
93LC76CT-I/MC Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-VFDFN Exposed Pad
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 8Kbit
- Memory Organization:
- 1K x 8, 512 x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-DFN (2x3)
93LC76CT-I/MC FAQ
1.How can I place an order for 93LC76CT-I/MC through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC76CT-I/MC on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC76CT-I/MC reliable?
The price and inventory of 93LC76CT-I/MC are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC76CT-I/MC is usually 5 days.
3.What payment methods are accepted for 93LC76CT-I/MC?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC76CT-I/MC transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC76CT-I/MC?
93LC76CT-I/MC orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC76CT-I/MC order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC76CT-I/MC?
For technical support, including 93LC76CT-I/MC datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC76CT-I/MC requirements.
6.How does Aetrix verify that 93LC76CT-I/MC is sourced from the original manufacturer or authorized distributors?
All 93LC76CT-I/MC products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC76CT-I/MC meets industry standards.
7.What is the process for return or replacement of 93LC76CT-I/MC?
All 93LC76CT-I/MC units undergo pre-shipment inspection (PSI). If there is an issue with 93LC76CT-I/MC, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC76CT-I/MC part is unused and in its original packaging.
Return procedure for 93LC76CT-I/MC:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC76CT-I/MC Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
