My Inquiry
My Account
Microchip Technology 93LC86AT-E/SN
- Part No.:
- 93LC86AT-E/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC86AT-E/SN.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:1,903
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC86AT-E/SN from Microchip Technology Inc. is a 16 Kbit (2048 × 8-bit) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5 V to 5.5 V, rated for automotive temperature range (–40°C to +125°C), and housed in an 8-lead SOIC package (SN). It supports self-timed erase/write cycles, automatic ERAL/WRAL, and Ready/Busy status polling via DO pin - used for nonvolatile configuration storage in engine control units.
For engineers reviewing the 93LC86AT-E/SN datasheet, 93LC86AT-E/SN pinout, 93LC86AT-E/SN application, or 93LC86AT-E/SN equivalent, key selection criteria include its automotive-grade temperature rating, 8-bit fixed organization (no ORG pin), absence of PE/ORG pins, 1 million endurance cycles, and compatibility with legacy Microwire controllers in safety-critical embedded systems.
Technical Context
This device implements a synchronous serial Microwire protocol with CS, CLK, DI, and DO signals. All instructions - READ, WRITE, ERASE, EWEN, EWDS, ERAL, WRAL - are initiated by a Start bit (CS high + DI high on CLK rising edge), followed by opcode, address, and data bits clocked on CLK rising edges. The DO pin serves dual function: serial data output during READ and Ready/Busy status indicator during programming.
Unlike the 'C' variants, the 93LC86A family lacks ORG and PE pins - memory organization is fixed at 2048 × 8-bit, and write protection relies solely on EWEN/EWDS commands. Power-on reset circuitry inhibits operation below 2.5 V, and internal auto-erase ensures data integrity before each WRITE cycle.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8-bit) - fixed x8 organization; no ORG pin required |
| VCC range | 2.5 V to 5.5 V - supports wide supply rails including 3.3 V and 5 V systems |
| Endurance | 1,000,000 erase/write cycles - validated at 25°C, 5.0 V; enables long-term field calibration storage |
| Data retention | 200 years - specified at 25°C; ensures firmware/config persistence over product lifetime |
| Write time | 5 ms max (TWC) - self-timed; eliminates need for external timing control |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - interoperable with legacy microcontrollers without SPI hardware |
| Temp grade | Automotive (E): –40°C to +125°C - qualified per AEC-Q100 stress test requirements |
Pinout & Package
8-lead SOIC package (SN), 3.9 mm × 4.9 mm body, 1.27 mm pitch, RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between instructions; deselects device into standby mode |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence |
| DI | Data Input | Receives Start bit, opcodes, addresses, and write data; tied high to detect Start condition |
| DO | Data Output / Status | Outputs read data or Ready/Busy (low = busy); enters High-Z when CS low or after status read |
| VSS | Ground | Reference for all I/O and internal logic; requires low-impedance connection to minimize noise |
| VCC | Power Supply | 2.5–5.5 V input; internal POR circuit blocks operation below 2.5 V (typical 1.5 V threshold) |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates external timing components; guarantees completion before next instruction accepted |
| Automatic ERAL before WRAL | Ensures full array erase prior to bulk write - prevents partial-write corruption in firmware updates |
| Ready/Busy polling via DO | Enables interrupt-driven or polled programming without fixed delay loops; improves system responsiveness |
| Power-on/off data protection | Hardware-level inhibition below VCC threshold prevents inadvertent writes during brown-out or power ramp |
| 100% tested ESD immunity | ≥4 kV HBM on all pins - meets automotive board-level ESD robustness requirements |
Applications
| Engine Control Unit (ECU) | Advanced Driver Assistance System (ADAS) |
|---|---|
Use Scenario: Storing calibrated sensor offsets, fuel trim tables, and fault code history across ignition cycles. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed via Microwire during boot and runtime diagnostics. Use Value: Automotive temperature rating and 200-year data retention ensure reliability over 15+ year vehicle lifetimes. | Use Scenario: Holding camera calibration parameters and radar beamforming coefficients updated during factory setup. IC Role / Device Role / Timing Role: Dedicated configuration EEPROM interfaced to MCU via dedicated GPIO-controlled Microwire bus. Use Value: 1M endurance supports repeated field recalibration without wear-out risk in safety-critical ADAS modules. |
| Body Control Module (BCM) | Infotainment Head Unit |
Use Scenario: Retaining user preferences (seat position, mirror angle, lighting profiles) after battery disconnect. IC Role / Device Role / Timing Role: Low-power serial EEPROM powered directly from always-on rail; accessed only on wake-up. Use Value: 1 µA typical standby current (ICCS) minimizes parasitic drain on 12 V battery during vehicle sleep modes. | Use Scenario: Storing audio equalizer presets, Bluetooth pairing keys, and display brightness settings. IC Role / Device Role / Timing Role: Microwire-configured nonvolatile memory mapped to MCU's peripheral serial controller. Use Value: Fixed 8-bit organization simplifies driver development versus variable-width alternatives requiring ORG pin management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86BT-E/SN | 1024 × 16-bit organization; same VCC/temp/package; no ORG/PE pins | Requires 16-bit data path and addressing; incompatible with 8-bit firmware drivers | Select only if system architecture mandates 16-bit word access and software supports x16 addressing |
| AT25DF021-SSH-T | SPI interface (4-wire), 2 Mbit density, 2.7–3.6 V only, no automotive temp grade | Lacks Microwire compatibility; requires SPI controller; not qualified for under-hood use | Consider only for non-automotive 3.3 V designs where higher density and faster SPI speed are prioritized |
Compared with 93LC86BT-E/SN, the 93LC86AT-E/SN provides native 8-bit alignment for byte-oriented configuration storage; compared with AT25DF021-SSH-T, it delivers guaranteed automotive qualification and Microwire drop-in compatibility with legacy 8-bit microcontrollers.
Availability
93LC86AT-E/SN is available at Aetrix Electronics and suitable for engine control units, advanced driver assistance systems, and body control modules requiring stable component supply across extended automotive production lifecycles.
Supply support for 93LC86AT-E/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontroller, analog, and Flash-IP solutions, serving automotive, industrial, and consumer markets with high-reliability silicon and development tools.
The 93LCxx family was designed specifically for cost-sensitive, low-pin-count nonvolatile memory applications in automotive and industrial control systems where Microwire compatibility, extended temperature operation, and proven EEPROM endurance are mandatory.
FAQ
What is the memory organization of the 93LC86AT-E/SN?
The 93LC86AT-E/SN has a fixed 2048 × 8-bit (16 Kbit) organization. Unlike 'C' variants, it does not feature an ORG pin - the x8 configuration is hardwired. This eliminates external logic for word-size selection and simplifies PCB layout for 8-bit microcontrollers interfacing via Microwire.
Does the 93LC86AT-E/SN support write protection?
Yes, the 93LC86AT-E/SN supports software-based write protection using EWEN (Erase/Write Enable) and EWDS (Erase/Write Disable) instructions. It lacks a hardware PE pin - protection is managed entirely through command sequencing. The device powers up in EWDS mode, requiring explicit EWEN before any ERASE or WRITE operation.
What is the maximum clock frequency supported by the 93LC86AT-E/SN?
The 93LC86AT-E/SN supports up to 3 MHz clock frequency when VCC is 4.5–5.5 V, 2 MHz at 2.5–4.5 V, and 1 MHz at 1.8–2.5 V. Since this part is rated for 2.5–5.5 V operation, its usable maximum is 3 MHz - sufficient for fast configuration reads without compromising timing margins in automotive environments.
Is the 93LC86AT-E/SN pin-compatible with other 93LC86x variants in SOIC packages?
Yes, all 93LC86x variants (A/B/C) in 8-lead SOIC (SN) share identical pinout: CS (1), CLK (2), DI (3), DO (4), VSS (5), VCC (8). However, 93LC86C adds ORG (6) and PE (7), which are No Connects on the 93LC86AT-E/SN - ensuring mechanical compatibility but requiring firmware awareness of missing hardware controls.
How is Ready/Busy status monitored on the 93LC86AT-E/SN?
Ready/Busy status is monitored by polling the DO pin after initiating an ERASE or WRITE command. When CS is brought high ≥250 ns after TCSL, DO goes low during programming and returns high upon completion. The device remains responsive to new commands only after DO asserts high, confirming readiness.
93LC86AT-E/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 125°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC86AT-E/SN FAQ
1.How can I place an order for 93LC86AT-E/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC86AT-E/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC86AT-E/SN reliable?
The price and inventory of 93LC86AT-E/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC86AT-E/SN is usually 5 days.
3.What payment methods are accepted for 93LC86AT-E/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC86AT-E/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC86AT-E/SN?
93LC86AT-E/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC86AT-E/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC86AT-E/SN?
For technical support, including 93LC86AT-E/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC86AT-E/SN requirements.
6.How does Aetrix verify that 93LC86AT-E/SN is sourced from the original manufacturer or authorized distributors?
All 93LC86AT-E/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC86AT-E/SN meets industry standards.
7.What is the process for return or replacement of 93LC86AT-E/SN?
All 93LC86AT-E/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC86AT-E/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC86AT-E/SN part is unused and in its original packaging.
Return procedure for 93LC86AT-E/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC86AT-E/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
