Microchip Technology 93LC86AT-I/OT
- Part No.:
- 93LC86AT-I/OT
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- SOT-23-6
- Datasheet:
-
93LC86AT-I/OT.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE SOT23
- Quantity:
- Payment:

- Shipping:

Inventory:10,420
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC86AT-I/OT from Microchip Technology Inc. is a 16 Kbit (2048 × 8) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5 V to 5.5 V, rated for Industrial temperature range (–40°C to +85°C), and housed in a Pb-free SOT-23-6 package. It delivers 1 million erase/write cycles and >200 years data retention, used for configuration storage in embedded microcontroller systems.
For engineers reviewing the 93LC86AT-I/OT datasheet, 93LC86AT-I/OT pinout, 93LC86AT-I/OT application, or 93LC86AT-I/OT equivalent, key selection criteria include its 8-bit organization (fixed, no ORG pin), absence of PE/ORG pins, SOT-23-6 footprint compatibility, self-timed write/erase, and Ready/Busy status via DO pin.
Technical Context
This device implements a synchronous serial Microwire interface with CS, CLK, DI, and DO signals. All instructions - READ, WRITE, ERASE, EWEN, EWDS, ERAL - are initiated by a Start bit followed by opcode, address, and data bits clocked on CLK rising edges. The DO pin serves dual function: serial data output during READ and Ready/Busy status indicator during programming.
It features power-on/off data protection, automatic ERAL before WRAL, and internal voltage detection (VPOR = 1.5 V typical). Standby current is ≤1 µA at I-temp, and write current peaks at 3 mA (VCC = 2.5 V, FCLK = 2 MHz), enabling ultra-low-power operation in battery-backed systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8-bit organization) |
| VCC range | 2.5 V to 5.5 V - supports single-supply operation across 3.3 V and 5 V systems |
| Temp grade | Industrial (–40°C to +85°C) - qualified for industrial control and instrumentation |
| Endurance | 1,000,000 erase/write cycles - enables frequent firmware or calibration updates |
| Data retention | >200 years at 25°C - ensures long-term reliability without refresh |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - minimal GPIO usage, no SPI mode select needed |
| Write time | 5 ms max (TWC) - deterministic timing for system-level timeout handling |
Pinout & Package
Package: SOT-23-6, Pb-free matte tin finish, 1.5 mm × 2.9 mm footprint, suitable for space-constrained PCB layouts.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 - DO | Data Output / Status | Serial data output during READ; logic-low = Busy, logic-high = Ready during erase/write |
| 2 - VSS | Ground | Reference return path for all digital and power circuits |
| 3 - DI | Data Input | Serial input for Start bit, opcodes, addresses, and write data (clocked on CLK rising edge) |
| 4 - CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in/out bits; stoppable mid-sequence |
| 5 - CS | Chip Select | Active-high enable; must be held low ≥250 ns between commands; deselects device into standby |
| 6 - VCC | Power Supply | 2.5–5.5 V supply; includes internal POR circuitry (VPOR ≈ 1.5 V) |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates need for external timing control; internal cycle completes in ≤5 ms |
| Ready/Busy status on DO | Enables polling-based firmware flow control without additional status lines or interrupts |
| Power-on/off data protection | Hardware lockout prevents writes when VCC drops below 1.5 V, avoiding corruption |
| Sequential read mode | Continuous CS high enables auto-incrementing address reads - reduces host CPU overhead |
| Low standby current | ≤1 µA at I-temp allows integration into always-on monitoring nodes without battery drain |
Applications
| Industrial Sensor Calibration | Microcontroller Configuration Storage |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients in a pressure transducer module. IC Role / Device Role / Timing Role: Nonvolatile configuration memory accessed at power-up by MCU to initialize ADC scaling and linearization parameters. Use Value: Ensures consistent measurement accuracy across unit lifetime and temperature range without requiring re-calibration. | Use Scenario: Holding boot-time configuration flags (e.g., UART baud rate, I²C address, display brightness) in an HVAC controller. IC Role / Device Role / Timing Role: Serial EEPROM providing persistent user settings that survive power loss and firmware updates. Use Value: Enables field-serviceable devices with retained preferences and avoids manual reconfiguration after reset. |
| Smart Meter Firmware Patch Storage | Medical Device Parameter Archiving |
Use Scenario: Storing small firmware patches or security keys downloaded over PLC or RF link in a utility meter. IC Role / Device Role / Timing Role: Secure, low-power update storage element interfaced via MCU's GPIO bit-banged Microwire driver. Use Value: Supports remote field updates while maintaining cryptographic integrity and minimizing flash wear on main MCU. | Use Scenario: Recording last-used therapy parameters (e.g., infusion rate, alarm thresholds) in a portable insulin pump. IC Role / Device Role / Timing Role: Tamper-resistant, long-retention memory for critical operational history required under IEC 62304. Use Value: Meets medical regulatory requirements for traceability and patient safety without relying on volatile RAM or MCU flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86A-I/SN | SOIC-8 package; same 2048×8 organization, VCC 2.5–5.5 V, I-temp; includes ORG/PE pins but unused (no-connect) | Larger footprint; better thermal dissipation and hand-solderability; not suitable for ultra-dense layouts | Select when board space permits and SOIC-8 is preferred for assembly or test access. |
| AT25040B-MAU-T | SPI interface (4-wire), 512×8 organization, 1.8–5.5 V, I-temp; no Ready/Busy pin - relies on WIP bit polling | Requires dedicated SPI peripheral or bit-banged 4-wire; smaller capacity; different command set and timing | Select only if SPI is already used elsewhere in design and 4 Kbit capacity suffices. |
Compared with 93LC86A-I/SN, the 93LC86AT-I/OT offers identical electrical behavior in a 40% smaller footprint but lacks mechanical robustness for manual rework; compared with AT25040B-MAU-T, it uses fewer GPIOs and provides hardware-ready signaling but requires Microwire-compatible firmware support.
Availability
93LC86AT-I/OT is available at Aetrix Electronics and suitable for industrial sensor calibration, microcontroller configuration storage, and smart meter firmware patch storage requiring stable component supply and long-lifecycle support.
Supply support for 93LC86AT-I/OT includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog, and Flash-IP solutions, headquartered in Chandler, Arizona, serving industrial, automotive, and consumer markets globally.
The 93LCxx family was designed specifically for low-pin-count, low-power serial nonvolatile memory applications where minimal board area, deterministic timing, and robust data integrity are critical - especially in resource-constrained embedded systems.
FAQ
What is the memory organization of the 93LC86AT-I/OT?
The 93LC86AT-I/OT is a fixed 2048 × 8-bit (16 Kbit) organization device. Unlike 'C' variants, it has no ORG pin and does not support 16-bit word mode. Its instruction set and address decoding are optimized for byte-oriented access, with 11-bit addressing (A10–A0) and 22 clock cycles per READ/WRITE command.
Does the 93LC86AT-I/OT have a Program Enable (PE) pin?
No, the 93LC86AT-I/OT does not include a PE pin. As an 'A' variant, it lacks both ORG and PE pins - programming is always enabled after issuing EWEN. The SOT-23-6 pinout (DO, VSS, DI, CLK, CS, VCC) confirms no provision for PE or ORG, aligning with the Device Selection Table in DS21797L.
What is the maximum clock frequency supported by the 93LC86AT-I/OT?
The 93LC86AT-I/OT supports up to 3 MHz clock frequency when VCC ≥ 4.5 V, 2 MHz at 2.5 V ≤ VCC < 4.5 V, and 1 MHz at 1.8 V ≤ VCC < 2.5 V. Since the 93LC86AT-I/OT operates from 2.5 V to 5.5 V, its usable clock range is 1–3 MHz depending on supply voltage - verified in Table 1-2 (A1) of DS21797L.
How is Ready/Busy status monitored on the 93LC86AT-I/OT?
Ready/Busy status is monitored on the DO pin: logic-low indicates ongoing erase/write, logic-high means completion. To sample status, CS must be brought high for ≥250 ns after TCSL, then DO is sampled on CLK rising edges. After completion, issuing a Start bit followed by CS low clears the status - a hardware-managed sequence unique to the 93LC86AT-I/OT.
Is the 93LC86AT-I/OT RoHS compliant and Pb-free?
Yes, the 93LC86AT-I/OT is Pb-free and RoHS compliant, with a matte tin (Sn) finish per Microchip's packaging specification. This is explicitly stated in the Features section of DS21797L and confirmed in Package Marking Information (page 14), where '3L86AT' marking denotes the Pb-free SOT-23-6 variant.
93LC86AT-I/OT Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- SOT-23-6
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- SOT-23-6
93LC86AT-I/OT FAQ
1.How can I place an order for 93LC86AT-I/OT through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC86AT-I/OT on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC86AT-I/OT reliable?
The price and inventory of 93LC86AT-I/OT are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC86AT-I/OT is usually 5 days.
3.What payment methods are accepted for 93LC86AT-I/OT?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC86AT-I/OT transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC86AT-I/OT?
93LC86AT-I/OT orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC86AT-I/OT order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC86AT-I/OT?
For technical support, including 93LC86AT-I/OT datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC86AT-I/OT requirements.
6.How does Aetrix verify that 93LC86AT-I/OT is sourced from the original manufacturer or authorized distributors?
All 93LC86AT-I/OT products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC86AT-I/OT meets industry standards.
7.What is the process for return or replacement of 93LC86AT-I/OT?
All 93LC86AT-I/OT units undergo pre-shipment inspection (PSI). If there is an issue with 93LC86AT-I/OT, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC86AT-I/OT part is unused and in its original packaging.
Return procedure for 93LC86AT-I/OT:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC86AT-I/OT Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
