My Inquiry
My Account
Microchip Technology 93LC86AT-I/SN
- Part No.:
- 93LC86AT-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC86AT-I/SN.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:4,070
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC86AT-I/SN from Microchip Technology is a 16 Kbit (2048 × 8) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5V to 5.5V, rated for Industrial temperature (–40°C to +85°C), and housed in an 8-lead SOIC package (SN). It features self-timed erase/write cycles, 1,000,000 endurance cycles, and >200-year data retention - used for configuration storage in embedded microcontroller systems.
For engineers reviewing the 93LC86AT-I/SN datasheet, 93LC86AT-I/SN pinout, 93LC86AT-I/SN application, or 93LC86AT-I/SN equivalent, key selection considerations include VCC range compatibility (2.5–5.5 V), 8-bit organization (fixed, no ORG pin), absence of PE/ORG pins, industrial-grade thermal performance, and SOIC-8 footprint suitability for space-constrained PCBs.
Technical Context
The 93LC86AT-I/SN implements a synchronous serial Microwire interface with CS, CLK, DI, and DO signals. It uses a fixed 8-bit word organization ('A' variant), requiring no external ORG pin logic. All instructions - READ, WRITE, ERASE, ERAL, EWEN, EWDS - are clocked in via rising-edge-triggered serial protocol with defined minimum clock high/low times and setup/hold requirements.
Internal power-on/off protection disables operations below ~1.5 V VCC. Programming requires prior execution of EWEN; write cycles auto-erase before programming. Ready/Busy status is polled via DO during erase/write, with TWC = 5 ms typical for erase/write and TEC = 6 ms for ERAL at ≥4.5 V.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (2048 × 8-bit words) - supports up to 2 KB of nonvolatile configuration or calibration data |
| VCC Range | 2.5 V to 5.5 V - compatible with 3.3 V and 5 V logic domains without level shifting |
| Endurance | 1,000,000 erase/write cycles - enables frequent field updates in telemetry or sensor calibration applications |
| Data Retention | >200 years at 25°C - ensures long-term reliability in unattended industrial equipment |
| Interface | Microwire-compatible 3-wire serial (CS/CLK/DI/DO) - minimal GPIO usage on host MCU |
| Temp Range | –40°C to +85°C (Industrial) - validated for operation in factory automation and motor control environments |
| Write Cycle Time | 5 ms max (TWC) - deterministic timing for firmware-controlled write sequencing |
Pinout & Package
8-lead SOIC package (SN), 3.9 mm × 4.9 mm body, 1.27 mm pitch, RoHS-compliant matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; must be held low ≥250 ns between commands; deselects device into standby mode |
| CLK | Serial Clock | Rising-edge synchronized I/O; supports up to 3 MHz (at VCC ≥4.5 V); clock may pause mid-transfer |
| DI | Data Input | Serial input for start bit, opcodes, addresses, and write data; shares no internal pull-up/down |
| DO | Data Output / Status | Tri-state output for read data or Ready/Busy polling; high = ready, low = busy during programming |
| VSS | Ground | Reference for all digital and analog circuitry; must be low-impedance connection |
| VCC | Power Supply | Primary supply rail; internal POR triggers at ~1.5 V; decoupling capacitor required per layout guidelines |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates need for external timing control or software delays - host only polls DO for completion |
| Automatic ERAL before WRAL | Ensures full-array write integrity without separate erase command - simplifies firmware update routines |
| Power-On/Off Data Protection | Hardware-level inhibition below VCC threshold (~1.5 V) prevents corruption during brown-out or hot-swap events |
| Industry Standard 3-Wire Interface | Reduces MCU pin count and PCB routing complexity versus SPI or I²C; widely supported in HAL libraries |
| Sequential Read Mode | Enables burst reads across consecutive addresses with single CS assertion - improves boot-time configuration loading speed |
Applications
| Motor Control Configuration | Smart Sensor Calibration Storage |
|---|---|
Use Scenario: Storing PID coefficients, current limits, and commutation tables in BLDC motor drives. IC Role / Device Role / Timing Role: Nonvolatile configuration register accessed at startup and during field service updates. Use Value: Enables re-tuning without firmware reflashing; 1M endurance supports lifetime recalibration in maintenance cycles. | Use Scenario: Holding factory-trimmed offset/gain values and temperature compensation curves for MEMS pressure sensors. IC Role / Device Role / Timing Role: Calibration data repository read once per power-on; write-protected after initial programming. Use Value: Maintains accuracy over 200+ years; 2.5 V min VCC allows direct interface with low-power sensor signal chains. |
| Industrial PLC I/O Module Setup | Medical Device Parameter Archiving |
Use Scenario: Saving channel-specific scaling factors, alarm thresholds, and sampling rates in modular I/O bases. IC Role / Device Role / Timing Role: Persistent settings store accessed during module initialization and runtime diagnostics. Use Value: –40°C to +85°C rating ensures reliability in cabinet-mounted PLC hardware; SOIC-8 eases manual rework. | Use Scenario: Recording device-specific operational parameters (e.g., battery health, usage hours, firmware version) in portable diagnostic tools. IC Role / Device Role / Timing Role: Lifecycle data logger with infrequent writes and guaranteed long-term retention. Use Value: >200-year data retention meets medical regulatory requirements for traceability; RoHS compliance supports global market access. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86B-I/SN | 1024 × 16-bit organization; same VCC/temp/package; no ORG/PE pins | Requires host software adaptation for 16-bit word access; not drop-in for 8-bit address/data handling | Select only if system architecture mandates 16-bit word alignment and memory map efficiency outweighs firmware porting effort |
| AT25040B-MAU-T | SPI interface (4-wire), 512 × 8-bit, 1.8–5.5 V, SOIC-8, 1M endurance | Requires different driver stack and pin assignment; smaller capacity but faster max clock (20 MHz) | Choose when migrating to SPI-based platforms or when lower density suffices and higher throughput is critical |
Compared with 93LC86B-I/SN and AT25040B-MAU-T, the 93LC86AT-I/SN provides optimal balance of 2 KB capacity, Microwire simplicity, industrial temperature support, and proven field reliability - making it preferred for legacy or resource-constrained 8-bit MCU designs.
Availability
93LC86AT-I/SN is available at Aetrix Electronics and suitable for motor control configuration, smart sensor calibration storage, and industrial PLC I/O module setup requiring stable component supply and long-lifecycle support.
Supply support for 93LC86AT-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog components, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LCxx family was designed specifically for cost-sensitive, low-power embedded systems needing reliable, pin-efficient serial EEPROM - emphasizing ease of integration, wide voltage operation, and long-term data integrity.
FAQ
What is the memory organization of the 93LC86AT-I/SN?
The 93LC86AT-I/SN is an 'A'-variant device with fixed 2048 × 8-bit organization - meaning it stores 2048 bytes, each accessible via an 11-bit address. Unlike 'C' variants, it has no ORG pin and does not support 16-bit word configuration. This simplifies hardware design by eliminating external configuration logic.
Does the 93LC86AT-I/SN support write protection?
Yes, the 93LC86AT-I/SN supports software-based write protection via the EWEN/EWDS instruction sequence. An EWEN command must precede any ERASE or WRITE operation; issuing EWDS disables further programming until the next EWEN. There is no hardware write-protect pin (PE is absent on 'A' variants), so protection relies entirely on controlled command execution.
What is the maximum clock frequency supported by the 93LC86AT-I/SN?
The 93LC86AT-I/SN supports up to 3 MHz clock frequency when VCC is 4.5 V to 5.5 V, 2 MHz at 2.5 V to 4.5 V, and 1 MHz at 1.8 V to 2.5 V. Since this is an 'A' variant, its VCC range starts at 2.5 V, so its practical maximum is 2 MHz (for VCC = 2.5–4.5 V) or 3 MHz (for VCC = 4.5–5.5 V), per DS21797L Table 1-2.
Can the 93LC86AT-I/SN be used in automotive applications?
No, the 93LC86AT-I/SN is rated for Industrial temperature range (–40°C to +85°C), not Automotive (–40°C to +125°C). For automotive use, Microchip specifies the 'E' grade variants such as 93LC86AT-E/SN. Using the 'I' grade in under-hood or other high-temperature automotive zones risks parametric failure and is outside qualified operating conditions.
How is Ready/Busy status monitored on the 93LC86AT-I/SN?
Ready/Busy status is monitored by polling the DO pin after asserting CS high for ≥250 ns (TCSL) following an ERASE, WRITE, ERAL, or WRAL command. DO = low indicates ongoing operation; DO = high confirms completion. The pin returns to High-Z after CS goes low, and status must be cleared by issuing a Start bit followed by CS low after each operation.
93LC86AT-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC86AT-I/SN FAQ
1.How can I place an order for 93LC86AT-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC86AT-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC86AT-I/SN reliable?
The price and inventory of 93LC86AT-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC86AT-I/SN is usually 5 days.
3.What payment methods are accepted for 93LC86AT-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC86AT-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC86AT-I/SN?
93LC86AT-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC86AT-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC86AT-I/SN?
For technical support, including 93LC86AT-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC86AT-I/SN requirements.
6.How does Aetrix verify that 93LC86AT-I/SN is sourced from the original manufacturer or authorized distributors?
All 93LC86AT-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC86AT-I/SN meets industry standards.
7.What is the process for return or replacement of 93LC86AT-I/SN?
All 93LC86AT-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC86AT-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC86AT-I/SN part is unused and in its original packaging.
Return procedure for 93LC86AT-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC86AT-I/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
