My Inquiry
My Account
Microchip Technology 93LC86B-I/P
- Part No.:
- 93LC86B-I/P
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-DIP (0.300", 7.62mm)
- Datasheet:
-
93LC86B-I/P.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8DIP
- Quantity:
- Payment:
- Shipping:
Inventory:3,007
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC86B-I/P from Microchip Technology Inc. is a 16K-bit, 1024 × 16-bit organization serial EEPROM with Microwire-compatible 3-wire interface, operating from 2.5V to 5.5V across industrial temperature range (–40°C to +85°C), used for nonvolatile parameter storage in microcontroller-based embedded systems requiring low-power, high-reliability data retention.
For engineers reviewing the 93LC86B-I/P datasheet, 93LC86B-I/P pinout, 93LC86B-I/P application, or 93LC86B-I/P equivalent, key selection criteria include guaranteed 1M erase/write cycles, >200-year data retention, self-timed write/erase with Ready/Busy status, and compatibility with legacy Microwire controllers in space-constrained designs.
Technical Context
The 93LC86B-I/P implements a synchronous serial Microwire interface with CS, CLK, DI, and DO pins - no ORG or PE pins - enforcing fixed 16-bit word organization. It uses internal auto-erase before write and supports ERAL (Erase All) and WRAL (Write All) commands with VCC ≥4.5V for full-array operations.
Timing is fully specified across voltage and temperature: max clock frequency is 3 MHz at VCC ≥4.5V, 2 MHz at 2.5V ≤ VCC < 4.5V; TPD (data output delay) is 100 ns (4.5V–5.5V, CL = 100 pF); and program cycle time (TWC) is 5 ms for erase/write operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory Size | 16 Kbit (1024 × 16-bit organization) |
| VCC Range | 2.5V to 5.5V - supports single-supply operation in 3.3V and 5V systems |
| Endurance | 1,000,000 erase/write cycles - enables long-term field calibration storage |
| Data Retention | Greater than 200 years at 85°C - ensures lifetime data integrity without refresh |
| Interface | Microwire-compatible 3-wire serial (CS, CLK, DI/DO) - minimal GPIO usage on host MCU |
| Temp Range | Industrial: –40°C to +85°C - qualified for commercial and industrial control environments |
| Write Cycle Time | 5 ms typical - deterministic timing for firmware-controlled status polling |
Pinout & Package
8-lead PDIP (Plastic Dual In-line Package), 0.300-inch body width, through-hole mounting. Pin 1 marked by notch or dot; pin 1 ID via laser mark per DS21797L-page 18.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable; device enters Standby mode when low; must be held low ≥250 ns between instructions |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stoppable mid-sequence |
| DI | Data Input | Receives Start bit, opcodes, addresses, and write data; requires logic-low setup before CS activation |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters High-Z on CS falling edge |
| VSS | Ground | Reference for all I/O and internal circuitry; must be connected before VCC during power-up |
| VCC | Power Supply | 2.5V–5.5V supply; internal POR triggers at ~1.5V; powers internal charge pump for write operations |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed Erase/Write | Eliminates need for external timing control; firmware polls DO pin for completion confirmation |
| Automatic Erase All (ERAL) | Resets entire array to 0xFFFF in one command; requires VCC ≥4.5V and EWEN enabled |
| Ready/Busy Status Signal | DO pin doubles as status indicator - avoids need for dedicated BUSY line or timeout-based polling |
| Low-Power CMOS Design | Standby current ≤1 µA (I-temp), enabling battery-backed applications with multi-year shelf life |
| Power-On/Off Data Protection | Internal circuitry inhibits writes when VCC drops below 1.5V - prevents corruption during brownout |
Applications
| Motor Control Parameter Storage | Industrial Sensor Calibration |
|---|---|
Use Scenario: Storing motor commutation angles, PID coefficients, and fault thresholds in BLDC driver modules. IC Role / Device Role / Timing Role: Nonvolatile configuration memory interfaced directly to MCU's Microwire peripheral; accessed during boot and runtime reconfiguration. Use Value: Enables field-updatable tuning without firmware reflashing; 1M-cycle endurance supports frequent recalibration in maintenance workflows. | Use Scenario: Holding factory-trimmed offset/gain values and linearization tables for analog sensor front-ends. IC Role / Device Role / Timing Role: Dedicated calibration data repository; read once at startup, written only during factory programming or service calibration. Use Value: Eliminates precision resistor networks; >200-year retention guarantees accuracy over equipment lifetime without drift compensation. |
| Medical Device Configuration | Smart Energy Metering |
Use Scenario: Securing user-selectable therapy parameters and audit logs in portable diagnostic instruments. IC Role / Device Role / Timing Role: Secure, tamper-resistant storage for regulatory-compliant settings; accessed via isolated MCU interface. Use Value: Meets IEC 62304 data integrity requirements; low VCC min (2.5V) allows operation from backup coin-cell during main power loss. | Use Scenario: Recording tariff schedules, demand-response flags, and metering constants in ANSI C12.22-compliant smart meters. IC Role / Device Role / Timing Role: Primary nonvolatile memory for utility-configurable operational parameters; updated infrequently but with absolute write reliability. Use Value: 5 ms write cycle enables deterministic firmware scheduling; RoHS/Pb-free compliance meets global energy certification mandates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86B-I/SN | Same 1024×16-bit organization, identical electrical specs, but in 8-lead SOIC package (surface-mount) | Requires PCB redesign for SMT assembly; eliminates through-hole footprint and wave-solder process | Select for automated production, higher board density, or thermal performance needs |
| AT25128B-MAHL-T | 128 Kbit SPI EEPROM (8K×16), 2.5–5.5V, 20 MHz SPI interface, no ERAL/WRAL support | Larger capacity and faster interface, but lacks Microwire compatibility and full-array erase/write commands | Select when migrating to SPI architecture or requiring >16 Kbit capacity; verify host controller supports SPI protocol |
Compared with 93LC86B-I/P, the 93LC86B-I/SN offers identical functionality in a surface-mount package for modern manufacturing, while AT25128B-MAHL-T provides higher speed and density at the cost of Microwire compatibility and specialized array-level commands.
Availability
93LC86B-I/P is available at Aetrix Electronics and suitable for motor control, industrial sensor calibration, and medical device configuration requiring stable component supply, long-lifecycle support, and RoHS-compliant through-hole packaging.
Supply support for 93LC86B-I/P includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a leading provider of microcontrollers, analog devices, and memory solutions, headquartered in Chandler, Arizona, with global design and manufacturing operations.
The 93LCxx series was designed specifically for low-voltage, low-power serial EEPROM applications in resource-constrained embedded systems where Microwire interface compatibility, high endurance, and long-term data retention are critical.
FAQ
What is the memory organization of the 93LC86B-I/P?
The 93LC86B-I/P has a fixed 1024 × 16-bit organization - meaning it stores 1024 words of 16 bits each, totaling 16 Kbits. Unlike 'C' variants, it does not feature an ORG pin; its word size is hardwired and cannot be changed. This matches the 'B' designation in the 93LC86B-I/P part number and is confirmed in the Device Selection Table on DS21797L-page 1.
Does the 93LC86B-I/P support the ERAL (Erase All) command?
Yes, the 93LC86B-I/P supports the ERAL command, which erases the entire memory array to 0xFFFF. However, proper operation requires VCC ≥4.5V and the device to be in EWEN (Erase/Write Enable) state. The ERAL cycle is self-timed and takes up to 6 ms, with Ready/Busy status indicated on the DO pin.
What is the minimum VCC required for reliable operation of the 93LC86B-I/P?
The 93LC86B-I/P operates reliably from 2.5V to 5.5V. Its internal power-on reset (POR) circuit activates at approximately 1.5V, but functional operation - including read, write, and erase - is only guaranteed within the 2.5V–5.5V range. Below 2.5V, timing parameters and write endurance are not characterized.
Can the 93LC86B-I/P be used with a 3.3V microcontroller system?
Yes, the 93LC86B-I/P is fully compatible with 3.3V systems. Its VCC range (2.5V–5.5V), input thresholds (VIH1 = 2.0V min at VCC ≥2.7V), and output drive (VOH1 = 2.4V min at IOH = –400 µA) ensure robust interoperability with standard 3.3V MCUs without level-shifting. DC Characteristics Table D1–D4 in DS21797L-page 3 confirm this.
Is the 93LC86B-I/P pin-compatible with other 93LC86 variants like the 93LC86A-I/P?
No - while both share the same 8-pin PDIP package and pinout (CS, CLK, DI, DO, VSS, VCC), the 93LC86A-I/P implements 2048 × 8-bit organization and uses different instruction timing and address lengths. Firmware written for 93LC86A-I/P will not correctly access 93LC86B-I/P memory due to mismatched word size and opcode interpretation.
93LC86B-I/P Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-DIP (0.300", 7.62mm)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Not Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 1K x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 5.5V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Through Hole
- Supplier Device Package:
- 8-PDIP
93LC86B-I/P FAQ
1.How can I place an order for 93LC86B-I/P through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC86B-I/P on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC86B-I/P reliable?
The price and inventory of 93LC86B-I/P are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC86B-I/P is usually 5 days.
3.What payment methods are accepted for 93LC86B-I/P?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC86B-I/P transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC86B-I/P?
93LC86B-I/P orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC86B-I/P order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC86B-I/P?
For technical support, including 93LC86B-I/P datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC86B-I/P requirements.
6.How does Aetrix verify that 93LC86B-I/P is sourced from the original manufacturer or authorized distributors?
All 93LC86B-I/P products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC86B-I/P meets industry standards.
7.What is the process for return or replacement of 93LC86B-I/P?
All 93LC86B-I/P units undergo pre-shipment inspection (PSI). If there is an issue with 93LC86B-I/P, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC86B-I/P part is unused and in its original packaging.
Return procedure for 93LC86B-I/P:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC86B-I/P Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
