Microchip Technology 93LC86-I/SN
- Part No.:
- 93LC86-I/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC86-I/SN.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:

- Shipping:

Inventory:9,684
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC86-I/SN from Microchip Technology Inc. is a 16 Kbit (2048 × 8 or 1024 × 16) low-voltage serial EEPROM with Microwire-compatible 3-wire interface, ORG-pin-selectable memory organization, and integrated power-on/off data protection. It operates down to 2.5 V, draws only 1 mA active current and 5 µA standby current, and supports industrial temperature range (–40°C to +85°C). It is used in embedded systems for storing calibration data, configuration parameters, and firmware boot settings.
For engineers reviewing the 93LC86-I/SN datasheet, 93LC86-I/SN pinout, 93LC86-I/SN application, or 93LC86-I/SN equivalent, key selection considerations include its x8/x16 configurable organization, self-timed erase/write cycles (3 ms/word), 1 million endurance cycles, 200+ year data retention, and SOIC-8 industrial-grade packaging - all critical for reliable nonvolatile storage in space-constrained, low-power designs.
Technical Context
The 93LC86-I/SN implements a synchronous serial Microwire interface with CS, CLK, DI, and DO lines, where instruction execution is triggered by a Start bit (CS high + DI high on first CLK rising edge). Memory organization is dynamically selected via the ORG pin: tied to VCC enables 1024 × 16-bit mode; tied to VSS enables 2048 × 8-bit mode.
It features hardware-level data protection including automatic ERAL before WRAL, Power-On/Off voltage monitoring (1.4 V threshold), and dual write-enable control via EWEN/EWDS instructions and the PE pin. The DO pin serves dual roles: serial data output during READ and Ready/Busy status indicator during erase/write operations - eliminating need for external polling timers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8 or 1024 × 16), enabling flexible byte- or word-oriented storage layouts |
| Supply voltage range | 2.5 V to 6.0 V - supports direct integration into 3.3 V and 5 V systems without level-shifting |
| Write endurance | 1,000,000 erase/write cycles - ensures long-term reliability in field-updatable applications |
| Data retention | Greater than 200 years at 25°C - suitable for lifetime-critical storage in unattended equipment |
| Max clock frequency | 3 MHz at VCC ≥ 4.5 V - enables fast configuration loading during system boot |
| Active current | 1 mA typical at 5.5 V - minimizes power budget impact in battery-backed or energy-harvesting systems |
| Standby current | 5 µA typical at 3.0 V - allows continuous nonvolatile storage with negligible quiescent drain |
Pinout & Package
93LC86-I/SN is housed in an 8-pin plastic SOIC package (150 mil body width), pin-compatible with industry-standard 3-wire serial EEPROM footprints and suitable for automated SMT assembly.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable signal; must be held low ≥250 ns between instructions to reset internal logic |
| CLK | Serial Clock | Synchronizes all data transfers; rising edge clocks in opcode/address/data; stops freely during transmission |
| DI | Data Input | Receives Start bit, opcodes, addresses, and write data; shares no internal bus conflict with DO in standard use |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters high-Z when CS goes low |
| VSS | Ground | Reference return path for all signals and power; requires low-impedance PCB connection |
| ORG | Memory Organization | Selects x8 (VSS) or x16 (VCC) mode; internal pull-up defaults to x16 if left floating |
| PE | Program Enable | Enables/disables write operations; internal pull-up allows programming when floating or tied to VCC |
| VCC | Power Supply | 2.5–6.0 V supply; powers internal charge pump for erase/write; includes on-chip voltage monitor |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write cycles | Eliminates need for external timing control - 3 ms per word, 15 ms max for ERAL, 30 ms max for WRAL |
| Automatic ERAL before WRAL | Guarantees full array erase prior to bulk write, preventing partial-data corruption during firmware updates |
| Power-on/off data protection | Hardware-enforced lockout below 1.4 V prevents inadvertent writes during brown-out or hot-plug events |
| Sequential read function | Enables rapid dump of contiguous memory blocks with single CS assertion and continuous CLK - reduces host CPU overhead |
| Industry-standard 3-wire serial I/O | Minimizes GPIO count and PCB routing complexity versus SPI/I²C; compatible with legacy Microwire controllers |
Applications
| Industrial Sensor Calibration | Medical Device Configuration |
|---|---|
Use Scenario: Storing factory-trimmed sensor offset/gain coefficients and linearization tables in programmable logic controllers and RTUs. IC Role / Device Role / Timing Role: Nonvolatile parameter store accessed during power-up initialization and runtime recalibration routines. Use Value: Ensures measurement accuracy across temperature and lifetime without requiring external backup power or complex file systems. | Use Scenario: Holding user-selected therapy modes, alarm thresholds, and device ID in portable infusion pumps and diagnostic monitors. IC Role / Device Role / Timing Role: Secure, tamper-resistant configuration register bank supporting FDA-compliant audit trails and version-controlled settings. Use Value: Meets IEC 62304 software lifecycle requirements by enabling traceable, field-upgradable parameter sets with 200+ year retention. |
| Automotive Body Control Module | Consumer Appliance Settings Storage |
Use Scenario: Retaining door lock preferences, mirror position memory, and lighting profiles in 12 V automotive BCMs operating across –40°C to +85°C. IC Role / Device Role / Timing Role: Industrial-grade EEPROM interfaced directly to 5 V microcontroller GPIOs with no level shifters. Use Value: Survives cold-cranking voltage dips and load-dump transients due to 2.5 V min operation and built-in power-fail protection. | Use Scenario: Saving user-customized wash cycles, spin speeds, and language selections in front-load washing machines and dishwashers. IC Role / Device Role / Timing Role: Low-power configuration vault accessed infrequently but requiring guaranteed integrity over 10+ year product lifetimes. Use Value: Achieves <5 µA standby draw and >1M endurance - eliminates battery backup and extends service intervals. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86C-I/SN | Same pinout and instruction set; revised revision with updated process and errata resolution; not marked as "not recommended for new designs" | Identical functional scope; preferred for new designs due to active production status and enhanced reliability characterization | Select 93LC86C-I/SN when starting new projects - it supersedes 93LC86-I/SN with identical form, fit, and function |
| AT25160B-MAU-10UT-A | SPI interface (4-wire), 16 Kbit, 2.5–5.5 V, 20 MHz max clock; no ORG pin; uses WREN/WRDI instead of EWEN/EWDS | Requires different host driver and PCB layout; lacks ORG configurability but offers faster throughput and deeper sleep modes | Choose AT25160B-MAU-10UT-A only if migrating to SPI infrastructure or needing >3 MHz write speed - not drop-in compatible |
Compared with 93LC86-I/SN, the 93LC86C-I/SN offers identical functionality with documented production support, while the AT25160B-MAU-10UT-A provides higher-speed SPI access at the cost of interface redesign and loss of x8/x16 flexibility - making the former a seamless upgrade and the latter a platform-level alternative.
Availability
93LC86-I/SN is available at Aetrix Electronics and suitable for industrial sensor calibration, medical device configuration, and automotive body control modules requiring stable component supply across extended temperature ranges and long product lifecycles.
Supply support for 93LC86-I/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for embedded control applications.
The 93LC86-I/SN belongs to Microchip's legacy Microwire EEPROM product line, designed specifically for cost-sensitive, low-pin-count systems requiring robust, low-voltage serial nonvolatile storage with minimal external components.
FAQ
What is the maximum clock frequency supported by the 93LC86-I/SN?
The 93LC86-I/SN supports up to 3 MHz clock frequency when VCC is 4.5 V to 6.0 V, and up to 2 MHz when VCC is 2.5 V to less than 4.5 V. This specification is defined in Table 1-2 of the DS21131F datasheet and directly impacts sequential read/write throughput in host systems using the 93LC86-I/SN.
How does the ORG pin affect memory organization in the 93LC86-I/SN?
The ORG pin selects between two memory configurations: when tied to VCC, the 93LC86-I/SN operates in 1024 × 16-bit mode; when tied to VSS, it operates in 2048 × 8-bit mode. An internal pull-up ensures x16 mode if ORG is left floating. This hardware-selectable organization allows the same 93LC86-I/SN part to serve both word- and byte-addressed architectures without firmware changes.
Does the 93LC86-I/SN require external circuitry for write protection?
No, the 93LC86-I/SN includes dual hardware write-protection mechanisms: the PE pin disables programming when tied to VSS, and the EWEN/EWDS instruction sequence controls erase/write enable state. These features eliminate need for external logic or jumpers, allowing secure, software-controllable memory locking in the 93LC86-I/SN.
What is the purpose of the DO pin during erase and write operations in the 93LC86-I/SN?
During erase and write operations, the DO pin of the 93LC86-I/SN outputs Ready/Busy status: logic low indicates ongoing programming, and logic high indicates completion. This real-time status signal allows host controllers to poll without fixed delays, optimizing timing margins and reducing firmware complexity in systems using the 93LC86-I/SN.
Is the 93LC86-I/SN suitable for new designs, or is it obsolete?
The 93LC86-I/SN is explicitly marked "Not recommended for new designs" in the DS21131F datasheet (page 1). Microchip recommends migrating to the 93LC86C-I/SN, which shares identical pinout, electrical behavior, and instruction set but benefits from updated manufacturing and active production status - ensuring long-term supply for new 93LC86-I/SN-based projects.
93LC86-I/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8, 1K x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 6.0V
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC86-I/SN FAQ
1.How can I place an order for 93LC86-I/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC86-I/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC86-I/SN reliable?
The price and inventory of 93LC86-I/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC86-I/SN is usually 5 days.
3.What payment methods are accepted for 93LC86-I/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC86-I/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC86-I/SN?
93LC86-I/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC86-I/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC86-I/SN?
For technical support, including 93LC86-I/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC86-I/SN requirements.
6.How does Aetrix verify that 93LC86-I/SN is sourced from the original manufacturer or authorized distributors?
All 93LC86-I/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC86-I/SN meets industry standards.
7.What is the process for return or replacement of 93LC86-I/SN?
All 93LC86-I/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC86-I/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC86-I/SN part is unused and in its original packaging.
Return procedure for 93LC86-I/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC86-I/SN Tags

-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology

-
AT21CS01-STUM10-T
Microchip Technology

-
AT24C02C-SSHM-T
Microchip Technology

-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics

-
AT24CS02-SSHM-T
Microchip Technology

-
93LC46BT-I/OT
Microchip Technology

-
AT24C04C-SSHM-T
Microchip Technology

-
24LC01BT-I/SN
Microchip Technology

-
24AA02UIDT-I/OT
Microchip Technology

-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
