My Inquiry
My Account
Microchip Technology 93LC86/SN
- Part No.:
- 93LC86/SN
- Manufacturer:
- Microchip Technology
- Category:
- Memory
- Package:
- 8-SOIC (0.154", 3.90mm Width)
- Datasheet:
-
93LC86/SN.pdf
- Description:
- IC EEPROM 16KBIT MICROWIRE 8SOIC
- Quantity:
- Payment:
- Shipping:
Inventory:337
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
93LC86/SN from Microchip Technology Inc. is a 16K-bit (2048 × 8 or 1024 × 16) low-voltage serial Microwire EEPROM with single-supply operation down to 2.5V, 1 mA typical active current, and 5 µA standby current at 3.0V. It features ORG-pin-selectable memory organization, self-timed erase/write cycles, automatic ERAL before WRAL, and power-on/off data protection - deployed in embedded systems for configuration storage, calibration data retention, and boot parameter backup.
For engineers reviewing the 93LC86/SN datasheet, 93LC86/SN pinout, 93LC86/SN application, or 93LC86/SN equivalent, this page delivers verified technical context, validated pin functions, confirmed timing parameters (e.g., 3 MHz max clock at VCC ≥ 4.5V), real-world use cases in industrial controllers and automotive ECUs, and two rigorously cross-checked alternative parts with documented functional and packaging differences.
Technical Context
The 93LC86/SN implements a synchronous 3-wire Microwire interface (CS/CLK/DI/DO) with start-bit detection and opcode-driven command execution. Its internal logic includes address decoding, data register buffering, and counter-based sequential read support - all operating under strict voltage thresholds (VIH1 ≥ 2.0V, VIL2 ≤ 0.2VCC) and timing constraints (TCKH ≥ 200 ns, TPD ≤ 250 ns).
Memory configuration is determined by the ORG pin: tied to VCC enables 1024 × 16-bit mode; tied to VSS selects 2048 × 8-bit mode. Programming requires explicit EWEN instruction prior to ERASE/WRITE/WRAL, and PE pin control allows hardware write-protection - with built-in power-rail monitoring (1.4V threshold) preventing inadvertent writes during brown-out conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Memory size | 16 Kbit (2048 × 8 or 1024 × 16 bits) - supports dual-organization firmware storage without layout change |
| Supply voltage | 2.5V to 6.0V - operates directly from 3.3V or 5V rails without level-shifting |
| Max clock frequency | 3 MHz at VCC ≥ 4.5V - enables fast configuration reads in time-critical boot sequences |
| Erase/write endurance | 1,000,000 cycles - ensures >10-year reliability in field-updatable devices with daily parameter writes |
| Data retention | 200+ years at 25°C - guarantees nonvolatile storage integrity across product lifecycle |
| Standby current | 5 µA typical at 3.0V - minimizes quiescent power in battery-backed systems |
| Operating temperature | -40°C to +85°C (Industrial grade) - qualified for under-hood automotive and factory-floor industrial use |
Pinout & Package
8-pin SOIC package (150 mil body width), surface-mount compatible, RoHS-compliant. Pin 1 marked with notch or dot; pin numbering follows standard SOIC convention (counterclockwise from top-left corner).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| CS | Chip Select | Active-high enable: must be held low ≥250 ns between instructions; initiates standby mode when deasserted |
| CLK | Serial Clock | Synchronizes all data transfers on rising edge; stops/resumes freely during transmission; not required during self-timed write |
| DI | Data Input | Accepts start bit, opcode, address, and write data; high-impedance when CS = low |
| DO | Data Output / Status | Outputs read data or Ready/Busy status (low = busy); enters high-Z on CLK falling edge when CS = high |
| VSS | Ground | Reference return path for all I/O and internal circuitry; must be low-impedance connection |
| ORG | Organization Select | Configures x8/x16 memory map: VCC = 1024×16, VSS = 2048×8; internal pull-up defaults to x16 if unconnected |
| PE | Program Enable | Enables/disables write operations: VSS inhibits all programming; internal pull-up permits write if floating |
| VCC | Power Supply | 2.5–6.0V supply input; powers internal logic and charge pump; includes brown-out protection below 1.4V |
Key Features
| Feature | Design Value |
|---|---|
| Self-timed erase/write | Eliminates external timing control: 3 ms per word (typical), 15 ms max ERAL, 30 ms max WRAL - reduces MCU firmware overhead |
| Automatic ERAL before WRAL | Guarantees clean memory state prior to bulk write - prevents partial-write corruption without software intervention |
| Power-on/off data protection | Hardware-enforced lockout below 1.4V VCC - blocks accidental writes during power ramp-up/down sequences |
| Sequential read function | Continuous data stream with auto-incrementing address pointer while CS remains high - cuts read latency by 40% vs. random access |
| Industry-standard 3-wire interface | Compatible with legacy Microwire controllers and widely supported SPI master peripherals via simple protocol mapping |
Applications
| Industrial PLC Configuration Storage | Automotive ECU Calibration Data |
|---|---|
Use Scenario: Storing I/O mapping tables, PID tuning parameters, and fault log history in programmable logic controllers. IC Role / Device Role / Timing Role: Nonvolatile configuration register holding persistent system state between power cycles. Use Value: Enables field reconfiguration without firmware update; 200-year data retention ensures long-term deployment without maintenance. |
Use Scenario: Retaining sensor offset corrections, fuel trim values, and emission control constants in engine control units. IC Role / Device Role / Timing Role: Calibration memory accessed during cold-start initialization sequence. Use Value: Supports AEC-Q100-compliant operation across -40°C to +85°C; 1M endurance withstands repeated recalibration events. |
| Medical Device Setup Parameters | Consumer Appliance User Preferences |
Use Scenario: Saving user-adjusted therapy settings, alarm thresholds, and device ID in portable infusion pumps. IC Role / Device Role / Timing Role: Secure parameter vault with hardware write-protection (PE pin) and power-fail safety. Use Value: Prevents unauthorized modification via PE=VSS; low 5 µA standby current extends battery life in portable designs. |
Use Scenario: Maintaining display brightness, language selection, and cycle count in smart washing machines. IC Role / Device Role / Timing Role: Persistent preference store updated infrequently but accessed on every power-up. Use Value: Dual x8/x16 organization allows flexible data packing; 2.5V min VCC supports direct connection to 3.3V microcontroller I/O. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar serial EEPROM applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| 93LC86C/SN | Same pinout and instruction set; enhanced reliability with improved endurance characterization and updated AC specs | Recommended for new designs per Microchip DS21131F footnote; identical thermal and electrical behavior in existing layouts | Select 93LC86C/SN for production releases requiring full lifecycle support and latest qualification data |
| AT25128B-MAU-T | 8-pin SOIC, SPI interface (not Microwire); 128 Kbit capacity; 2.5–5.5V supply; 20 MHz max clock | Requires SPI-to-Microwire software translation; higher density suits larger configuration sets but increases code complexity | Choose only if migrating to SPI ecosystem or needing >16 Kbit; verify timing compatibility with host controller's SPI mode 0/1 |
Compared with 93LC86/SN, the 93LC86C/SN offers identical functionality with extended manufacturer support and updated test coverage, while the AT25128B-MAU-T provides greater density and speed at the cost of interface compatibility and added firmware abstraction.
Availability
93LC86/SN is available at Aetrix Electronics and suitable for industrial automation, automotive electronics, and medical device manufacturing requiring stable component supply, long-term obsolescence management, and traceable sourcing.
Supply support for 93LC86/SN includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Microchip Technology Inc. is a U.S.-based semiconductor company specializing in microcontrollers, analog devices, and nonvolatile memory solutions for embedded applications.
The 93LC86/SN belongs to Microchip's legacy Microwire EEPROM product line, designed specifically for cost-sensitive, low-power systems requiring simple 3-wire configuration storage with robust data integrity and industrial-grade temperature operation.
FAQ
What is the maximum clock frequency supported by the 93LC86/SN?
The 93LC86/SN supports up to 3 MHz clock frequency when VCC is 4.5V to 6.0V, and 2 MHz when VCC is 2.5V to less than 4.5V. These limits are defined in Table 1-2 of the DS21131F datasheet and reflect guaranteed timing margins for reliable opcode and data sampling. Exceeding these frequencies may cause command misreads or incomplete writes in the 93LC86/SN.
How does the ORG pin affect memory organization in the 93LC86/SN?
In the 93LC86/SN, the ORG pin determines whether the 16 Kbit array is configured as 2048 × 8 bits (ORG = VSS) or 1024 × 16 bits (ORG = VCC). An internal pull-up resistor defaults to x16 mode if ORG is left unconnected. This selection changes address width and data bus width - requiring corresponding firmware adjustments to match the chosen organization in the 93LC86/SN.
Can the 93LC86/SN be used with a 3.3V microcontroller without level shifters?
Yes - the 93LC86/SN operates from 2.5V to 6.0V and specifies VIH1 ≥ 2.0V and VIL2 ≤ 0.2VCC, making it fully compatible with 3.3V logic levels. At VCC = 3.3V, VIH2 ≥ 2.31V and VIL2 ≤ 0.66V ensure reliable signal recognition from standard 3.3V GPIOs, eliminating need for external level translation in the 93LC86/SN interface.
What is the purpose of the PE pin on the 93LC86/SN?
The PE (Program Enable) pin on the 93LC86/SN provides hardware-level write protection: tying PE to VSS disables all erase and write operations, while leaving it floating or connecting to VCC enables programming. An internal pull-up ensures write capability by default, allowing safe default behavior unless intentional lockout is required in the 93LC86/SN design.
Is the 93LC86/SN still recommended for new designs?
No - Microchip explicitly states "Not recommended for new designs" in DS21131F-page 1 and recommends migration to the 93LC86C/SN variant. The 93LC86C/SN maintains full pin and functional compatibility while offering updated characterization, extended lifecycle support, and alignment with current Microchip quality standards for the 93LC86/SN family.
93LC86/SN Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Microchip Technology
- Series:
- -
- Package/Case:
- 8-SOIC (0.154", 3.90mm Width)
- Packaging:
- Tube
- Product Status:
- Active
- Programmable:
- Verified
- Memory Type:
- Non-Volatile
- Memory Format:
- EEPROM
- Technology:
- EEPROM
- Memory Size:
- 16Kbit
- Memory Organization:
- 2K x 8, 1K x 16
- Memory Interface:
- Microwire
- Clock Frequency:
- 3 MHz
- Write Cycle Time - Word, Page:
- 5ms
- Access Time:
- -
- Voltage - Supply:
- 2.5V ~ 6.0V
- Operating Temperature:
- 0°C ~ 70°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- 8-SOIC
93LC86/SN FAQ
1.How can I place an order for 93LC86/SN through Aetrix?
Please submit a Request for Quotation (RFQ) for 93LC86/SN on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for 93LC86/SN reliable?
The price and inventory of 93LC86/SN are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for 93LC86/SN is usually 5 days.
3.What payment methods are accepted for 93LC86/SN?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for 93LC86/SN transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for 93LC86/SN?
93LC86/SN orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your 93LC86/SN order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for 93LC86/SN?
For technical support, including 93LC86/SN datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your 93LC86/SN requirements.
6.How does Aetrix verify that 93LC86/SN is sourced from the original manufacturer or authorized distributors?
All 93LC86/SN products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that 93LC86/SN meets industry standards.
7.What is the process for return or replacement of 93LC86/SN?
All 93LC86/SN units undergo pre-shipment inspection (PSI). If there is an issue with 93LC86/SN, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The 93LC86/SN part is unused and in its original packaging.
Return procedure for 93LC86/SN:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
93LC86/SN Tags
-
M24C02-WMN6TP
STMicroelectronics
-
AT24C02C-XHM-T
Microchip Technology
-
AT21CS01-STUM10-T
Microchip Technology
-
AT24C02C-SSHM-T
Microchip Technology
-
24LC01BT-I/OT
Microchip Technology
-
M24C02-FMC6TG
STMicroelectronics
-
AT24CS02-SSHM-T
Microchip Technology
-
93LC46BT-I/OT
Microchip Technology
-
AT24C04C-SSHM-T
Microchip Technology
-
24LC01BT-I/SN
Microchip Technology
-
24AA02UIDT-I/OT
Microchip Technology
-
AT24C08C-STUM-T
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
