My Inquiry
My Account
Allegro MicroSystems A1330LLETR-P-DD-T
- Part No.:
- A1330LLETR-P-DD-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Angle, Linear Position Measuring
- Package:
- 8-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
A1330LLETR-P-DD-T.pdf
- Description:
- PROGRAMMABLE ANGLE SENSOR IC WIT
- Quantity:
- Payment:
- Shipping:
Inventory:1,139
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A1330LLETR-P-DD-T from Allegro MicroSystems is a dual-die, AEC-Q100 qualified programmable 360° angle sensor IC with PWM output, based on Circular Vertical Hall (CVH) technology. It delivers 12-bit angular resolution, 25 µs minimum angle refresh rate, and EEPROM-programmable clamp levels for short-circuit diagnostics - deployed in automotive throttle and steering position sensing.
For engineers reviewing the A1330LLETR-P-DD-T datasheet, A1330LLETR-P-DD-T pinout, A1330LLETR-P-DD-T application, or A1330LLETR-P-DD-T equivalent, this page provides verified technical context, dual-die package mapping, real-world diagnostic features (broken ground detection, missing magnet flag), and validated alternatives for high-reliability rotary position sensing.
Technical Context
The A1330LLETR-P-DD-T implements a dual-die System-on-Chip architecture with independent CVH front ends, digital signal processing, and PWM backend modulation per die. Each die supports fully independent EEPROM programming of angle reference, rotation direction, clamp thresholds, and averaging configuration.
It operates across –40°C to +150°C with undervoltage lockout (4.65 V rising, 4.5 V falling) and overvoltage protection (5.9–6.3 V), while delivering PWM output with user-selectable carrier frequency (156.25 Hz to 20 kHz) and duty cycle range (5%–95%). Broken ground wire detection and missing magnet error flag are hardware-asserted diagnostics routed via dedicated logic paths.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Output Type | PWM open-drain, factory-configured - enables direct microcontroller GPIO interface without external level-shifting. |
| Angle Resolution | 12-bit internal resolution - supports precise angular quantization down to ~0.087° per LSB. |
| Refresh Rate | Configurable 25–3200 µs - trade-off between latency and noise immunity via EEPROM ANG_AVE setting. |
| Supply Voltage | 4.5–5.5 V - compatible with standard automotive 5 V rail; UVLO ensures clean startup above 4.65 V. |
| Operating Temp | –40°C to +150°C - meets AEC-Q100 Grade 0 requirements for under-hood and transmission applications. |
| Thermal Resistance | RθJA = 277 °C/W (dual-die LE-8) - requires thermal-aware PCB layout with copper pour under exposed pad. |
| Magnetic Range | Up to 1200 G - supports robust operation with low-cost ferrite magnets at air gaps up to 3 mm. |
Pinout & Package
Package: 8-pin TSSOP (LE package), lead-free with 100% matte-tin leadframe plating. Dual-die configuration uses shared power/ground pins with independent signal paths.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC1 | Power supply input for die 1 | Serves as Manchester communication input pin; must be decoupled locally with 100 nF ceramic capacitor. |
| VOUT1 | PWM output for die 1 | Open-drain, 24–34 mA sink capability; requires external pull-up to VCC or controller rail. |
| NC (pins 3,8) | No-connect terminal | Must be tied to GND for optimal ESD performance; not internally connected. |
| GND1 | Ground reference for die 1 | Shared ground plane recommended; separate GND2 pin allows differential noise rejection in dual-sensor setups. |
| VCC2 | Power supply input for die 2 | Electrically isolated from VCC1; enables independent power sequencing or fault isolation. |
| VOUT2 | PWM output for die 2 | Independent timing and EEPROM configuration vs. die 1; supports redundancy or dual-axis measurement. |
| GND2 | Ground reference for die 2 | Provides galvanic separation between dies; critical for functional safety architectures requiring independence. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-die redundancy | Two independent CVH sensor cores in single LE-8 package - enables ASIL-B/C system-level fault tolerance without board area penalty. |
| EEPROM-programmable clamps | Clamp High/Low configurable from 5–95% VCC - allows custom diagnostic voltage windows for short-circuit and open-load detection. |
| Broken ground detection | Hardware-level monitoring of GND1/GND2 continuity - asserts error flag within 100 µs of disconnection, independent of MCU polling. |
| Missing magnet flag | Digital output flag activated when field < 300 G - eliminates need for external field strength monitoring in fail-safe systems. |
| Angle averaging control | ANG_AVE [2:0] field sets sample count (1–128) - enables deterministic trade-off between response time (25 µs min) and angle noise (±0.6° typical). |
Applications
| Automotive Throttle Position Sensing | Electric Power Steering (EPS) Torque Sensing |
|---|---|
|
Use Scenario: Real-time angular tracking of throttle plate rotation in gasoline/diesel engines under vibration, temperature cycling, and EMI. IC Role / Device Role / Timing Role: Primary angle transducer providing 360° position feedback to engine control unit (ECU) with <120 µs response time and dual-die cross-check capability. Use Value: Eliminates mechanical potentiometers; AEC-Q100 qualification and broken-ground detection ensure compliance with ISO 26262 ASIL-B requirements. |
Use Scenario: Monitoring rotational displacement of EPS motor shaft to infer torque applied by driver during assist control. IC Role / Device Role / Timing Role: Redundant angle sensor feeding two independent control channels; each die independently programmed for direction and zero offset. Use Value: Dual-die architecture enables hardware-level comparison for fault detection - no software overhead required for safety-critical torque estimation. |
| Transmission Gear Selector Position | Industrial Rotary Valve Actuation |
|
Use Scenario: Detecting gear lever position in automatic transmissions exposed to oil immersion, shock, and wide temperature swings. IC Role / Device Role / Timing Role: Contactless angular encoder interfacing directly with transmission control module (TCM); PWM output synchronized to CAN bus timing cycles. Use Value: CVH technology ensures air-gap independence - maintains accuracy despite oil film thickness variation or mechanical wear over 15-year service life. |
Use Scenario: Closed-loop positioning of large-bore pneumatic/hydraulic valves in chemical processing plants requiring SIL-2 compliance. IC Role / Device Role / Timing Role: Primary feedback device in valve actuator assembly; dual-die outputs feed redundant PLC inputs for voting logic. Use Value: EEPROM-programmable short-stroke scaling maps 0–90° mechanical rotation to full 0–360° PWM range - maximizes ADC utilization in legacy control systems. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar programmable angle sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AS5055A-DSO | Single-die, SPI interface only; no PWM output; 10-bit resolution; no broken-ground detection. | Lacks dual-die redundancy and automotive-grade diagnostics; suited for non-safety-critical consumer encoders. | Select only if SPI interface and lower resolution suffice; requires external fault monitoring circuitry. |
| TLE5012B E1000 | Single-die, Biss-C/SSI output; 14-bit resolution; includes on-chip temperature compensation; no EEPROM clamp programming. | Higher resolution but fixed 0–100% output range; no user-adjustable diagnostic thresholds or missing-magnet flag. | Prefer for high-precision industrial servo feedback; avoid where field-serviceable calibration or adaptive clamping is required. |
Compared with AS5055A-DSO and TLE5012B E1000, the A1330LLETR-P-DD-T uniquely combines dual-die redundancy, EEPROM-programmable PWM clamps, and hardware-level broken-ground detection - making it the only option qualified for ASIL-B throttle and EPS applications without external safety monitors.
Availability
A1330LLETR-P-DD-T is available at Aetrix Electronics and suitable for automotive throttle position sensing, electric power steering feedback, and transmission gear selector applications requiring stable component supply across extended product lifecycles.
Supply support for A1330LLETR-P-DD-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer and manufacturer of high-performance magnetic sensors and power ICs, founded in 1989 and headquartered in Manchester, NH.
The A1330 product line targets automotive and industrial motion sensing, delivering contactless angle measurement with integrated diagnostics, EEPROM programmability, and AEC-Q100 qualification - specifically engineered for functional safety-critical rotary position feedback.
FAQ
What output interface does the A1330LLETR-P-DD-T provide?
The A1330LLETR-P-DD-T provides a pulse-width-modulated (PWM) open-drain output per die, with factory-set default duty cycle range of 5%–95% corresponding to 0°–360°. Each die's PWM carrier frequency (156.25 Hz to 20 kHz) and clamp thresholds are independently programmable via EEPROM. The A1330LLETR-P-DD-T does not support analog or serial interfaces - only dual-channel PWM.
How is dual-die functionality implemented in the A1330LLETR-P-DD-T package?
The A1330LLETR-P-DD-T integrates two independent sensor dies in a single 8-pin TSSOP (LE-8) package, with dedicated VCC1/VOUT1/GND1 and VCC2/VOUT2/GND2 pins. Each die has its own CVH element, signal chain, and EEPROM memory space - enabling true hardware redundancy, independent calibration, and fault-isolation capability without additional board area.
Does the A1330LLETR-P-DD-T support diagnostic features for safety-critical systems?
Yes, the A1330LLETR-P-DD-T includes multiple hardware-level diagnostics: broken ground wire detection on both GND1 and GND2, missing magnet error flag (activated below 300 G), EEPROM-programmable output clamps for short-circuit/open-load detection, and undervoltage/overvoltage lockout with hysteresis. These features are integral to its AEC-Q100 Grade 0 qualification and support ASIL-B system designs.
What is the minimum angle refresh rate achievable with the A1330LLETR-P-DD-T?
The A1330LLETR-P-DD-T achieves a minimum angle refresh rate of 25 µs when ANG_AVE = 0 (no internal averaging). This corresponds to a maximum measurable rotational speed exceeding 7,000 RPM. Refresh rate increases linearly with averaging depth - e.g., ANG_AVE = 3 yields 200 µs response time - allowing deterministic latency/noise trade-offs per application requirement.
Can the A1330LLETR-P-DD-T be used in short-stroke angular applications?
Yes, the A1330LLETR-P-DD-T supports short-stroke (fine angle scaling) mode via EEPROM-programmable gain. This maps mechanical rotations less than 360° - such as 0–90° throttle movement - to the full 0–360° PWM output range, maximizing signal-to-noise ratio and controller ADC utilization. Minimum/maximum angle thresholds can also be set to detect mechanical end-stop failures.
A1330LLETR-P-DD-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Package/Case:
- 8-TSSOP (0.173", 4.40mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Active
- Programmable:
- -
- For Measuring:
- Angle
- Technology:
- Hall Effect
- Rotation Angle - Electrical, Mechanical:
- 0° ~ 360°
- Linear Range:
- -
- Output:
- PWM
- Output Signal:
- Clockwise Increase
- Actuator Type:
- External Magnet, Not Included
- Linearity:
- -
- Resistance:
- -
- Resistance Tolerance:
- -
- Voltage - Supply:
- 4.5V ~ 5.5V
- Mounting Type:
- Surface Mount
- Termination Style:
- Gull Wing
- Operating Temperature:
- -40°C ~ 150°C (TA)
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 8-TSSOP
A1330LLETR-P-DD-T FAQ
1.How can I place an order for A1330LLETR-P-DD-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A1330LLETR-P-DD-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A1330LLETR-P-DD-T reliable?
The price and inventory of A1330LLETR-P-DD-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A1330LLETR-P-DD-T is usually 5 days.
3.What payment methods are accepted for A1330LLETR-P-DD-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A1330LLETR-P-DD-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A1330LLETR-P-DD-T?
A1330LLETR-P-DD-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A1330LLETR-P-DD-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A1330LLETR-P-DD-T?
For technical support, including A1330LLETR-P-DD-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A1330LLETR-P-DD-T requirements.
6.How does Aetrix verify that A1330LLETR-P-DD-T is sourced from the original manufacturer or authorized distributors?
All A1330LLETR-P-DD-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A1330LLETR-P-DD-T meets industry standards.
7.What is the process for return or replacement of A1330LLETR-P-DD-T?
All A1330LLETR-P-DD-T units undergo pre-shipment inspection (PSI). If there is an issue with A1330LLETR-P-DD-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A1330LLETR-P-DD-T part is unused and in its original packaging.
Return procedure for A1330LLETR-P-DD-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A1330LLETR-P-DD-T Tags
-
TLV493DA1B6HTSA2
Infineon Technologies
-
EVW-AE4001B14
Panasonic Electronic Components
-
3382G-1-103G
Bourns Inc.
-
TLE5501E0001XUMA1
Infineon Technologies
-
HAL830UT-A
TDK-Micronas GmbH
-
TLE5009E1000FUMA1
Infineon Technologies
-
TLE5501E0002XUMA1
Infineon Technologies
-
HAL3725DJ-A
TDK-Micronas GmbH
-
HAL3727DJ-A
TDK-Micronas GmbH
-
HMC1501-TR
Honeywell Aerospace
-
HMC1512-TR
Honeywell Aerospace
-
AAS33001LLEATR-5
Allegro MicroSystems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
