My Inquiry
My Account
Allegro MicroSystems A1337LLETR-P-DD-T
- Part No.:
- A1337LLETR-P-DD-T
- Manufacturer:
- Allegro MicroSystems
- Category:
- Angle, Linear Position Measuring
- Package:
- 24-TSSOP (0.173", 4.40mm Width)
- Datasheet:
-
A1337LLETR-P-DD-T.pdf
- Description:
- SENSOR ANGLE 360DEG SMD
- Quantity:
- Payment:
- Shipping:
Inventory:4,840
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A1337LLETR-P-DD-T from Allegro MicroSystems is a dual-die, contactless 0° to 360° Hall-effect angle sensor IC with SPI and SENT outputs, built on circular vertical Hall (CVH) technology. It delivers 12-bit resolution in low-RPM mode, supports up to 7600 rpm magnetic rotation, features integrated turns counter (±1280 counts), and operates across –40°C to +150°C for automotive electronic power steering (EPS) and throttle position sensing.
For engineers reviewing the A1337LLETR-P-DD-T datasheet, A1337LLETR-P-DD-T pinout, A1337LLETR-P-DD-T application, or A1337LLETR-P-DD-T equivalent, key selection considerations include dual-SoC redundancy support, programmable angle refresh rate (25–3200 µs), on-chip LBIST diagnostics, EEPROM-configurable 0° reference point, and dual independent SENT/SPI interfaces per die - all validated for ASIL-B–capable safety-critical systems.
Technical Context
The A1337LLETR-P-DD-T integrates two electrically isolated SoCs in a single 24-pin TSSOP package, each with dedicated CVH front end, ADC, digital signal processing, and dual-output capability (SPI Mode 3 + SENT). Each die implements independent full-signal-path diagnostics including 4-bit CRC on SPI frames and user-triggered logic BIST (LBIST) covering >70% logic in ≤10 ms.
It supports configurable low-power operation (85 µA/die typical) with wake-up via WAKE pin (>100 rpm motion detection) or external trigger, and enables persistent calibration storage in ECC-protected EEPROM (100 write cycles). The device uses Manchester encoding on VCC for programming without extra pins, and supports four SENT modes: SAE J2716 (2010), triggered (TSENT), sequential (SSENT), and addressable (ASENT).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Angle Range | 0° to 360° absolute measurement - enables full-rotation tracking without homing or index pulse. |
| Resolution | 12-bit digital output (low-RPM mode); effective resolution ≥11.59 bits at 300 G, 25°C - supports sub-degree precision in slow-speed EPS applications. |
| Refresh Rate | Configurable 25 µs (high-RPM) to 3200 µs (low-RPM) via EEPROM - balances latency vs. noise rejection for target RPM profiles. |
| Max Rotation Speed | 7600 rpm with full accuracy; up to 30,000 rpm with reduced accuracy - validated for high-speed throttle and PRNDL actuation. |
| Turns Counter | ±1280 counts, update every 45° or 180° - maintains position history across key-off state for seatbelt motor or rotary actuator memory. |
| Supply Voltage | 3.7 V to 16 V operating; absolute max 26.5 V - allows direct connection to automotive battery with reverse-battery protection (–18 V). |
| Operating Temp | –40°C to +150°C ambient - qualified per AEC-Q100 Grade 0, suitable for under-hood and transmission-mounted placement. |
Pinout & Package
Package: 24-pin TSSOP (suffix LE), lead-free with 100% matte tin plating, RθJA = 117°C/W. Dual-die architecture provides two independent sets of power, ground, SPI, SENT, and bypass terminals - enabling true hardware redundancy without external multiplexing.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC_1 / VCC_2 | Power supply input (die 1 / die 2) | Each die powered independently; also used for EEPROM programming via Manchester pulses on VCC_1. |
| GNDA_1 / GNDA_2 | Analog ground (die 1 / die 2) | Separate analog return paths minimize crosstalk between CVH front ends. |
| GNDD_1 / GNDD_2 | Digital ground (die 1 / die 2) | Isolated digital grounds reduce noise coupling into SPI/SENT output drivers. |
| SCLK_1/ID1_1 / SCLK_2/ID1_2 | SPI clock or SENT address bit (ID1) | Dual-function pin: SPI timing source or second address bit for SSENT/ASENT communication. |
| MOSI_1 / MOSI_2 | SPI data input (die 1 / die 2) | Accepts configuration writes and EEPROM programming commands per die. |
| MISO_1 / MISO_2 | SPI data output (die 1 / die 2) | Delivers angle, temperature, diagnostics, and status registers with 4-bit CRC protection. |
| CS_1/ID0_1 / CS_2/ID0_2 | SPI chip select or SENT address bit (ID0) | Enables independent addressing of each die in SENT multi-drop configurations. |
| SENT_1 / SENT_2 | SENT output (die 1 / die 2) | Dedicated SENT channels support redundant reporting or differential error detection in safety architectures. |
| WAKE_1 / WAKE_2 | External wake-up trigger (die 1 / die 2) | Edge-sensitive input detects motion >100 rpm; initiates sampling without CPU intervention. |
| BYP1_1 / BYP2_1 / BYP1_2 / BYP2_2 | Regulator bypass capacitor terminals | Four dedicated bypass nodes ensure stable internal LDO regulation for analog and digital domains per die. |
Key Features
| Feature | Design Value |
|---|---|
| Dual independent SoCs in one package | Eliminates inter-device skew and PCB layout mismatch - critical for ISO 26262 ASIL-B redundancy requirements. |
| Programmable 0° discontinuity point | User-configurable reference angle stored in EEPROM - enables field alignment compensation without mechanical repositioning. |
| Integrated turns counter with key-off retention | Tracks ±1280 rotations using ultra-low-power sleep state (55 µA/die avg) - supports seatbelt pretensioner position memory. |
| On-chip LBIST and full-signal-path diagnostics | Self-test coverage >70% in ≤10 ms, initiated via SPI/SENT - satisfies diagnostic coverage targets for automotive safety goals. |
| Manchester programming on VCC line | Reduces pin count by eliminating dedicated programming interface - simplifies harness design in space-constrained modules. |
Applications
| Electronic Power Steering (EPS) | Throttle Position Sensing |
|---|---|
Use Scenario: Real-time monitoring of steering column angular position and rotation direction during active assist control. IC Role / Device Role / Timing Role: Primary angle feedback sensor providing 25 µs refresh rate in high-RPM mode for closed-loop torque calculation. Use Value: Sub-0.5° angle error at 25°C and 150°C enables precise assist mapping across full temperature range without recalibration. | Use Scenario: Detection of throttle plate angular position in gasoline direct injection engines with rapid transient response. IC Role / Device Role / Timing Role: Absolute 0°–360° position sensor delivering SENT output synchronized to engine control unit timing windows. Use Value: Dual SENT outputs allow cross-checking between ECU channels - reduces false fault triggers during high-vibration operation. |
| Rotary PRNDL Selector | Seatbelt Motor Position System |
Use Scenario: Contactless gear selector position detection in shift-by-wire transmissions with mechanical detent elimination. IC Role / Device Role / Timing Role: Redundant angle sensor feeding two independent microcontrollers for fault-tolerant PRNDL state validation. Use Value: Dual-die architecture ensures functional independence - meets ASIL-B decomposition requirements without external isolation components. | Use Scenario: Tracking spool rotation in pyrotechnic seatbelt pretensioners to verify deployment readiness and post-crash lock status. IC Role / Device Role / Timing Role: Turns counter maintaining cumulative rotation count during vehicle key-off state using 85 µA low-power mode. Use Value: ±1280-count range with 45°/180° step selection enables accurate pretensioner spool position logging over full service life. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar angle sensor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| AMS AS5055A | Single-die, 14-bit resolution, I²C-only interface, no SENT output, no integrated turns counter | Lacks dual-output redundancy and automotive SENT compliance; limited to non-safety-critical consumer or industrial use | Select when cost sensitivity outweighs ASIL requirements and SENT bus integration is unnecessary. |
| Infineon TLE5012B | Single-die, 16-bit resolution, Biss-C and PWM outputs, no dual-SoC architecture, no EEPROM-programmable 0° point | Supports higher resolution but lacks hardware-level redundancy and failsafe diagnostics required for EPS-grade systems | Prefer for high-precision industrial encoders where dual-die fault containment is not mandated. |
Compared with AMS AS5055A and Infineon TLE5012B, the A1337LLETR-P-DD-T uniquely combines dual independent SoCs, SENT+SPI dual-output per die, on-chip LBIST, and EEPROM-configurable 0° reference - making it the only option qualified for ASIL-B–compliant automotive angle sensing with hardware redundancy.
Availability
A1337LLETR-P-DD-T is available at Aetrix Electronics and suitable for electronic power steering (EPS), throttle position sensing, rotary PRNDL selectors, and seatbelt motor position systems requiring stable component supply across automotive production lifecycles.
Supply support for A1337LLETR-P-DD-T includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Allegro MicroSystems is a U.S.-based designer and manufacturer of high-performance Hall-effect sensors and power ICs, specializing in magnetic sensing solutions for automotive and industrial markets since 1989.
The A1337 product line was developed specifically for ASIL-B–capable automotive angle sensing applications, emphasizing dual-die redundancy, robust diagnostics, and seamless integration into SENT-based vehicle networks.
FAQ
What is the pin count and package type of the A1337LLETR-P-DD-T?
The A1337LLETR-P-DD-T uses a 24-pin TSSOP (LE-24) package with lead-free matte tin plating. Its dual-die architecture requires separate power, ground, SPI, SENT, and bypass pins for each die - totaling 24 terminals, including NC pins. This layout enables true electrical isolation between SoCs for functional safety compliance.
Does the A1337LLETR-P-DD-T support both SPI and SENT outputs simultaneously?
Yes, the A1337LLETR-P-DD-T supports concurrent SPI and SENT outputs - one SPI interface and one SENT output per die. Both interfaces operate independently and can be enabled simultaneously, allowing host microcontrollers to read high-speed angle data via SPI while transmitting fault-tolerant SENT frames to chassis controllers.
How does the A1337LLETR-P-DD-T implement functional safety diagnostics?
The A1337LLETR-P-DD-T implements functional safety diagnostics through on-chip logic BIST (LBIST), full-signal-path monitoring, 4-bit CRC on all SPI messages, and user-programmable missing-magnet detection. Diagnostics are initiated via SPI or SENT commands and validated per die - supporting ASIL-B decomposition without external supervision hardware.
Can the A1337LLETR-P-DD-T operate directly from a 12 V automotive battery?
Yes, the A1337LLETR-P-DD-T operates from 3.7 V to 16 V and tolerates up to 26.5 V absolute maximum supply voltage. Its integrated regulator and reverse-battery protection (–18 V) enable direct connection to vehicle battery rails - including unswitched circuits - with no external protection components required.
What is the purpose of the dual-die architecture in the A1337LLETR-P-DD-T?
The dual-die architecture in the A1337LLETR-P-DD-T provides two electrically independent sensor systems in one package - enabling hardware redundancy for ISO 26262 ASIL-B applications. Each die has its own CVH element, signal chain, EEPROM, and outputs, eliminating single-point failures and supporting cross-die comparison for fault detection in EPS and PRNDL systems.
A1337LLETR-P-DD-T Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Allegro MicroSystems
- Package/Case:
- 24-TSSOP (0.173", 4.40mm Width)
- Series:
- -
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Programmable:
- -
- For Measuring:
- Angle
- Technology:
- Hall Effect
- Rotation Angle - Electrical, Mechanical:
- 0° ~ 360°, Continuous
- Linear Range:
- -
- Output:
- PWM, SPI
- Output Signal:
- Programmable
- Actuator Type:
- External Magnet, Not Included
- Linearity:
- -
- Resistance:
- -
- Resistance Tolerance:
- -
- Voltage - Supply:
- -
- Mounting Type:
- Surface Mount
- Termination Style:
- Gull Wing
- Operating Temperature:
- -40°C ~ 150°C
- Grade:
- -
- Qualification:
- -
- Supplier Device Package:
- 24-TSSOP
A1337LLETR-P-DD-T FAQ
1.How can I place an order for A1337LLETR-P-DD-T through Aetrix?
Please submit a Request for Quotation (RFQ) for A1337LLETR-P-DD-T on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A1337LLETR-P-DD-T reliable?
The price and inventory of A1337LLETR-P-DD-T are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A1337LLETR-P-DD-T is usually 5 days.
3.What payment methods are accepted for A1337LLETR-P-DD-T?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A1337LLETR-P-DD-T transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A1337LLETR-P-DD-T?
A1337LLETR-P-DD-T orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A1337LLETR-P-DD-T order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A1337LLETR-P-DD-T?
For technical support, including A1337LLETR-P-DD-T datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A1337LLETR-P-DD-T requirements.
6.How does Aetrix verify that A1337LLETR-P-DD-T is sourced from the original manufacturer or authorized distributors?
All A1337LLETR-P-DD-T products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A1337LLETR-P-DD-T meets industry standards.
7.What is the process for return or replacement of A1337LLETR-P-DD-T?
All A1337LLETR-P-DD-T units undergo pre-shipment inspection (PSI). If there is an issue with A1337LLETR-P-DD-T, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A1337LLETR-P-DD-T part is unused and in its original packaging.
Return procedure for A1337LLETR-P-DD-T:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A1337LLETR-P-DD-T Tags
-
TLV493DA1B6HTSA2
Infineon Technologies
-
EVW-AE4001B14
Panasonic Electronic Components
-
3382G-1-103G
Bourns Inc.
-
TLE5501E0001XUMA1
Infineon Technologies
-
HAL830UT-A
TDK-Micronas GmbH
-
TLE5009E1000FUMA1
Infineon Technologies
-
TLE5501E0002XUMA1
Infineon Technologies
-
HAL3725DJ-A
TDK-Micronas GmbH
-
HAL3727DJ-A
TDK-Micronas GmbH
-
HMC1501-TR
Honeywell Aerospace
-
HMC1512-TR
Honeywell Aerospace
-
AAS33001LLEATR-5
Allegro MicroSystems
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
