NXP Semiconductors A2G35S160-01SR3
- Part No.:
- A2G35S160-01SR3
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-400S-2S
- Datasheet:
-
A2G35S160-01SR3.pdf
- Description:
- RF MOSFET GAN 48V NI400
- Quantity:
- Payment:

- Shipping:

Inventory:172
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A2G35S160-01SR3 from NXP Semiconductors (formerly Freescale) is a 32 W average RF power GaN HEMT transistor designed for cellular base station final-stage amplification in the 3400–3600 MHz band. It operates at 48 Vdc, delivers 15.7 dB typical power gain and 36.7% drain efficiency at 3500 MHz under W-CDMA signal conditions with 9.9 dB PAR.
For engineers reviewing the A2G35S160-01SR3 datasheet, A2G35S160-01SR3 pinout, A2G35S160-01SR3 application, or A2G35S160-01SR3 equivalent, key selection criteria include guaranteed broadband performance across 3400–3600 MHz, Doherty amplifier compatibility, digital predistortion readiness, thermal resistance of 1.9 °C/W (IR), and input-matched NI-400S-2S package integration.
Technical Context
This GaN-on-SiC transistor uses depletion-mode operation requiring precise gate bias sequencing: VGS must be set to pinch-off (≈ –5 V) before applying VDS, and reversed during shutdown to prevent damage. Its high terminal impedances enable broadband matching without external tuning networks across the full 200 MHz bandwidth.
Characterized exclusively for 3400–3600 MHz operation, the A2G35S160-01SR3 delivers stable gain flatness (0.5 dB), low AM/PM distortion (–15.6° max), and robust load mismatch tolerance-sustaining no degradation at 10:1 VSWR with 153 W pulsed output under overdrive conditions.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 3400–3600 MHz - Guaranteed performance only within this licensed 5G NR n78 band; no characterization outside. |
| Output Power (Avg) | 32 W - Delivered under single-carrier W-CDMA with 9.9 dB PAR @ 0.01% CCDF probability. |
| Power Gain | 15.7 dB typ - Measured at 3500 MHz, 48 V, 190 mA IDQ; enables compact driver stage design. |
| Drain Efficiency | 36.7% typ - Reduces thermal load and system-level power supply requirements in macro base stations. |
| ACPR | –34.1 dBc @ ±5 MHz - Meets 3GPP ACLR requirements for 20 MHz LTE/NR channels without excessive DPD complexity. |
| Thermal Resistance | 1.9 °C/W (IR) - Enables high-power operation with standard heatsink solutions; junction-to-case path validated by infrared measurement. |
| Input Return Loss | –16 dB typ - Internally input-matched; eliminates need for external input matching network in reference designs. |
Pinout & Package
The A2G35S160-01SR3 is housed in the NI-400S-2S flanged ceramic/metal overmolded package, optimized for high-frequency RF power applications with integrated thermal vias and solderable baseplate.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RFout/VDS) | Drain terminal / RF output node | High-current RF power output path; connects directly to output matching network and heatsink via baseplate. |
| 2 (RFin/VGS) | Gate terminal / RF input node | Depletion-mode gate requiring negative bias; also serves as RF input port; internally matched to 50 Ω. |
Key Features
| Feature | Design Value |
|---|---|
| Optimized for Doherty architectures | Enables high-efficiency asymmetric Doherty combiner designs with minimal re-tuning due to stable impedance profiles. |
| Designed for digital predistortion (DPD) | Low AM/PM distortion (–15.6° max) and linear PAR compression behavior simplify DPD coefficient convergence and reduce FPGA resource usage. |
| High terminal impedances | Reduces sensitivity to PCB parasitics and enables wideband matching with fewer external components across 200 MHz bandwidth. |
| Robust 10:1 load mismatch tolerance | Sustains 153 W pulsed output at 55 V without degradation-critical for antenna VSWR variations in outdoor macro sites. |
Applications
| 5G Massive MIMO Base Stations | Macro Cellular Remote Radio Heads |
|---|---|
Use Scenario: Final-stage PA in 64T64R active antenna systems operating in 3500 MHz n78 band with 100 MHz channel bandwidth. IC Role / Device Role / Timing Role: High-efficiency RF power transistor delivering 32 W avg. output per chain under OFDM-modulated 5G NR signals. Use Value: Achieves >36% drain efficiency at Pavg = 32 W, reducing cooling requirements and enabling higher packing density in compact RRH enclosures. | Use Scenario: Transmit chain PA in outdoor macro cell sites covering urban/suburban areas with dynamic traffic load. IC Role / Device Role / Timing Role: Mainline GaN transistor in dual-path Doherty configuration supporting 20–40 W avg. per sector. Use Value: Maintains ACPR ≤ –34 dBc across temperature (–30°C to +85°C) and supply variation, ensuring consistent spectral compliance without recalibration. |
| W-CDMA/HSPA+ Infrastructure | Private LTE/5G Network Base Stations |
Use Scenario: Upgrade path for legacy 3G infrastructure requiring higher output power and improved linearity in 3.5 GHz refarming. IC Role / Device Role / Timing Role: Replacement GaN transistor for LDMOS-based PA modules targeting 3400–3600 MHz reuse. Use Value: Delivers 3.5 dB higher gain than comparable LDMOS, reducing driver stage count and simplifying bias network design. | Use Scenario: Compact indoor/outdoor small cell base stations for enterprise, industrial, or public safety networks. IC Role / Device Role / Timing Role: Single-ended or Doherty PA core in modular RF front-end assemblies with tight thermal constraints. Use Value: 1.9 °C/W RθJC allows conduction-cooled mounting on aluminum chassis, eliminating need for forced-air cooling in sealed enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| CGHV1F025S | 25 W avg. output, 3400–3800 MHz, 32 V operation, RθJC = 2.3 °C/W | Lower power rating and wider frequency coverage; suited for multi-band systems with lower thermal budget | Select when system requires broader band support beyond 3600 MHz or operates below 48 V supply rails |
| QPD1025 | 30 W avg., 3400–3600 MHz, 50 V operation, RθJC = 2.0 °C/W, un-matched input | Requires external input matching; slightly lower efficiency (34.5% typ) but same thermal envelope | Select when board layout allows custom input network tuning and tighter cost control is required |
Compared with CGHV1F025S and QPD1025, the A2G35S160-01SR3 offers the highest guaranteed average output power (32 W) in the 3400–3600 MHz band with factory input matching-reducing design cycle time and improving first-pass yield in 5G n78 base station deployments.
Availability
A2G35S160-01SR3 is available at Aetrix Electronics and suitable for 5G massive MIMO base stations, macro cellular remote radio heads, and private LTE/5G network infrastructure requiring stable component supply and long-term lifecycle support.
Supply support for A2G35S160-01SR3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader focused on secure connectivity solutions for automotive, industrial & IoT, mobile, and communication infrastructure markets.
The A2G35S160-01SR3 belongs to NXP's AIRFAST® GaN RF power transistor family, engineered specifically for energy-efficient, high-linearity cellular infrastructure amplifiers operating in licensed sub-6 GHz bands.
FAQ
What is the correct biasing sequence for the A2G35S160-01SR3?
The A2G35S160-01SR3 is a depletion-mode GaN transistor requiring strict bias sequencing to avoid damage. To turn ON: (1) Set VGS to pinch-off (–5 V), (2) Apply VDS to 48 V, (3) Adjust VGS to achieve 190 mA IDQ, then (4) Apply RF input. To turn OFF: (1) Remove RF, (2) Return VGS to –5 V, (3) Ramp VDS to 0 V, (4) Turn off VGS. This sequence is mandatory for reliable operation of the A2G35S160-01SR3.
Is the A2G35S160-01SR3 suitable for frequencies outside 3400–3600 MHz?
No-the A2G35S160-01SR3 is characterized and performance-guaranteed only for the 3400–3600 MHz band. The datasheet explicitly states there is no guarantee of performance outside this range, and operation at other frequencies may result in degraded gain, efficiency, or linearity. System designs must restrict use of the A2G35S160-01SR3 to its specified 200 MHz bandwidth.
Does the A2G35S160-01SR3 require external input matching?
No-the A2G35S160-01SR3 is internally input-matched to 50 Ω, as confirmed in Table 4 and Figure 7 of the official datasheet. This eliminates the need for external input matching networks in standard 50 Ω test fixtures and reference designs, simplifying layout and improving repeatability. The A2G35S160-01SR3 achieves –16 dB input return loss at 3500 MHz without added components.
What thermal management is required for the A2G35S160-01SR3?
The A2G35S160-01SR3 has an infrared-measured thermal resistance of 1.9 °C/W (junction-to-case). It requires direct thermal coupling to a heatsink via its solderable metal baseplate. For continuous 32 W avg. operation, case temperature must be maintained ≤76°C per AN1955 guidelines. The A2G35S160-01SR3 supports conduction cooling in RRH and macro base station applications without forced air.
Can the A2G35S160-01SR3 be used in Doherty amplifier configurations?
Yes-the A2G35S160-01SR3 is explicitly optimized for Doherty applications, as stated in its features list and validated in Freescale's reference designs. Its high terminal impedances, stable gain flatness (0.5 dB), and symmetric load-pull contours across 3400–3600 MHz enable efficient Doherty combiner implementation. The A2G35S160-01SR3 maintains >36% efficiency in asymmetrical Doherty topologies at back-off power levels.
A2G35S160-01SR3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-400S-2S
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- GaN
- Configuration:
- -
- Frequency:
- 3.4GHz ~ 3.6GHz
- Gain:
- 15.7dB
- Voltage - Test:
- 48 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 190 mA
- Power - Output:
- 51dBm
- Voltage - Rated:
- 125 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- NI-400S-2S
A2G35S160-01SR3 FAQ
1.How can I place an order for A2G35S160-01SR3 through Aetrix?
Please submit a Request for Quotation (RFQ) for A2G35S160-01SR3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A2G35S160-01SR3 reliable?
The price and inventory of A2G35S160-01SR3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A2G35S160-01SR3 is usually 5 days.
3.What payment methods are accepted for A2G35S160-01SR3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A2G35S160-01SR3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A2G35S160-01SR3?
A2G35S160-01SR3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A2G35S160-01SR3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A2G35S160-01SR3?
For technical support, including A2G35S160-01SR3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A2G35S160-01SR3 requirements.
6.How does Aetrix verify that A2G35S160-01SR3 is sourced from the original manufacturer or authorized distributors?
All A2G35S160-01SR3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A2G35S160-01SR3 meets industry standards.
7.What is the process for return or replacement of A2G35S160-01SR3?
All A2G35S160-01SR3 units undergo pre-shipment inspection (PSI). If there is an issue with A2G35S160-01SR3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A2G35S160-01SR3 part is unused and in its original packaging.
Return procedure for A2G35S160-01SR3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A2G35S160-01SR3 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

