NXP Semiconductors A2G35S200-01SR3
- Part No.:
- A2G35S200-01SR3
- Manufacturer:
- NXP Semiconductors
- Category:
- Single FETs, MOSFETs
- Package:
- NI-400S-2S
- Datasheet:
-
A2G35S200-01SR3.pdf
- Description:
- RF MOSFET GAN HEMT 48V NI400
- Quantity:
- Payment:

- Shipping:

Inventory:77
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
A2G35S200-01SR3 from NXP (formerly Freescale) is a 40 W average RF power GaN HEMT transistor designed for cellular base station power amplifiers operating in the 3400–3600 MHz band. It delivers 16.1 dB power gain, 35.3% drain efficiency, and –34.7 dBc ACPR at 3500 MHz under single-carrier W-CDMA conditions (48 V, 291 mA, 40 W avg., PAR = 9.9 dB).
For engineers reviewing the A2G35S200-01SR3 datasheet, A2G35S200-01SR3 pinout, A2G35S200-01SR3 application, or A2G35S200-01SR3 equivalent, key selection criteria include guaranteed 3400–3600 MHz broadband performance, Doherty amplifier compatibility, digital predistortion readiness, and thermal resistance of 1.3 °C/W (IR-measured) for high-reliability macrocell deployments.
Technical Context
This GaN-on-SiC transistor operates in depletion mode and requires precise gate bias sequencing: VGS must be set to pinch-off (–5 V) before applying VDS, and reversed during shutdown to prevent device damage. Its internal input matching eliminates external input matching networks across the 3400–3600 MHz band.
The device is characterized for linearized operation with digital predistortion (DPD), exhibiting 1.2 dB gain flatness over 200 MHz bandwidth at 40 W avg. output and –12° AM/PM distortion at P3dB compression across the full band-critical for wideband LTE-A and 5G NR TDD systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| Frequency Range | 3400–3600 MHz: Guaranteed performance band for cellular infrastructure; no specification outside this range. |
| Output Power (Avg.) | 40 W: Sustained average RF output under W-CDMA signal with 9.9 dB PAR at 0.01% CCDF probability. |
| Power Gain | 16.1 dB typ. @ 3500 MHz: Enables compact two-stage PA designs with >14 dB gain maintained across full band. |
| Drain Efficiency | 35.3% typ. @ 3500 MHz: Reduces thermal load and DC power consumption in high-power macro base stations. |
| ACPR | –34.7 dBc @ ±5 MHz offset: Meets stringent ACLR requirements for 20 MHz LTE channels without excessive DPD overhead. |
| Thermal Resistance | 1.3 °C/W (RθJC, IR): Enables high-power operation with standard baseplate cooling; junction temp limited to 225 °C max. |
| VDS Rating | 125 Vdc: Supports 48 V supply with >2× voltage headroom for transient surge tolerance in outdoor BTS environments. |
Pinout & Package
Package: NI-400S-2S - thermally enhanced ceramic/metal flange-mount package with integrated heat slug, optimized for high-power RF PCB mounting and heatsink interface.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| 1 (RFout/VDS) | Drain terminal / RF output node | High-current RF power output path; connected directly to output matching network and heatsink via flange. |
| 2 (RFin/VGS) | Gate terminal / RF input node | Depletion-mode gate requiring negative bias; internally input-matched for 50 Ω broadband operation from 3400–3600 MHz. |
Key Features
| Feature | Design Value |
|---|---|
| Optimized for Doherty architecture | Enables high-efficiency back-off operation in asymmetric Doherty PAs without external harmonic tuning. |
| High terminal impedances | Reduces sensitivity to layout parasitics and simplifies broadband matching network design across 200 MHz bandwidth. |
| Designed for digital predistortion | Low AM/PM distortion (–12° max) and stable gain vs. temperature (0.03 dB/°C) ensure consistent DPD model convergence. |
| ESD robustness | HBM Class 1B (±2 kV), MM Class A, CDM Class IV: Supports automated handling and reflow assembly in production environments. |
Applications
| 5G NR TDD Macro Base Stations | LTE-A MIMO Remote Radio Heads |
|---|---|
Use Scenario: High-power active antenna system (AAS) supporting 100 MHz channel bandwidth in 3.5 GHz band. IC Role / Device Role / Timing Role: Final-stage GaN power amplifier transistor delivering 40 W avg. RF output per chain with DPD linearization. Use Value: Achieves >35% drain efficiency at 3500 MHz while maintaining –34.7 dBc ACLR, reducing cooling requirements and OPEX in dense urban deployments. | Use Scenario: Dual-polarized 4T4R RRH unit with integrated digital front-end and analog PA stage. IC Role / Device Role / Timing Role: High-linearity RF power transistor in Doherty configuration for envelope-tracking-capable PA subsystem. Use Value: Delivers 1.2 dB gain flatness over 200 MHz and –19 dB input return loss, minimizing calibration complexity across multi-band LTE-A carrier aggregation. |
| W-CDMA/HSPA+ Cellular Infrastructure | Private LTE/5G Campus Networks |
Use Scenario: High-capacity outdoor macrocell site serving >1000 concurrent users with 3-carrier HSPA+. IC Role / Device Role / Timing Role: Main PA transistor in multi-carrier W-CDMA final stage, biased at 48 V / 291 mA quiescent point. Use Value: Maintains –34.9 dBc ACPR at 3400 MHz and –32.8 dBc at 3600 MHz, meeting 3GPP TS 25.104 spectral mask without additional filtering. | Use Scenario: Industrial-grade private 5G base station deployed in factory automation or smart port infrastructure. IC Role / Device Role / Timing Role: Ruggedized RF power amplifier core for mission-critical low-latency uplink transmission. Use Value: Rated for –55 °C to +150 °C case temperature and 225 °C junction limit, ensuring reliability in uncontrolled environmental enclosures. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar RF power transistor applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| QPD1025 | 40 W avg. GaN HEMT, 3400–3800 MHz, 37% eff. @ 3500 MHz, RθJC = 1.1 °C/W | Broadband coverage extends to 3800 MHz; higher efficiency but tighter thermal margin due to smaller die footprint | Select QPD1025 when extending into n78 3.7 GHz band or requiring marginally better thermal performance in constrained heatsink designs. |
| CGHV14800F | 80 W avg. GaN HEMT, 3400–3600 MHz, 33% eff. @ 3500 MHz, RθJC = 1.4 °C/W | Double the output power capability; larger NI-780 package; higher gate charge requiring stronger driver | Select CGHV14800F when scaling to 2× power per chain or upgrading legacy 40 W sites to support future 5G UL MIMO expansion. |
Compared with QPD1025 and CGHV14800F, the A2G35S200-01SR3 offers optimal balance of proven 3.5 GHz band performance, Doherty-ready impedance profile, and mature manufacturing yield-making it preferred for cost-sensitive, high-volume macro base station programs where 40 W avg. output suffices.
Availability
A2G35S200-01SR3 is available at Aetrix Electronics and suitable for 5G NR TDD macro base stations, LTE-A MIMO remote radio heads, and private 5G campus networks requiring stable component supply and long-term lifecycle support.
Supply support for A2G35S200-01SR3 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
NXP Semiconductors is a global semiconductor leader specializing in secure connectivity solutions for automotive, industrial, and communications markets, with deep heritage in RF power from its Freescale acquisition.
The A2G35S200-01SR3 belongs to the AIRFAST® GaN portfolio, engineered specifically for energy-efficient, high-linearity cellular infrastructure PAs-targeting macrocell, microcell, and active antenna systems operating in licensed sub-6 GHz bands.
FAQ
What is the correct biasing sequence for the A2G35S200-01SR3?
The A2G35S200-01SR3 is a depletion-mode GaN transistor requiring strict gate bias sequencing to avoid catastrophic failure. To turn ON: first set VGS to –5 V (pinch-off), then apply VDS = 48 V, then adjust VGS to achieve IDQ = 291 mA, and finally apply RF input. To turn OFF: remove RF, reduce VGS to –5 V, wait for VDS to decay to 0 V, then disable VGS. This sequence is mandatory per Freescale AN1955 and applies to every A2G35S200-01SR3 unit.
Does the A2G35S200-01SR3 require external input matching?
No, the A2G35S200-01SR3 is internally input-matched for 50 Ω operation across the entire 3400–3600 MHz band. The datasheet explicitly states "Part internally input matched" and confirms broadband input return loss of –19 dB at 3500 MHz. External input matching components are unnecessary, simplifying PCB layout and reducing insertion loss in the A2G35S200-01SR3 signal path.
What is the maximum junction temperature rating for the A2G35S200-01SR3?
The A2G35S200-01SR3 has an operating junction temperature range of –55 °C to +225 °C, with an absolute maximum junction temperature (TMAX) of 275 °C. However, operation above 225 °C is not characterized and reduces median time to failure by an order of magnitude. For reliable long-term operation, thermal design must maintain TJ ≤ 225 °C using the specified RθJC = 1.3 °C/W (IR) value for the A2G35S200-01SR3.
Can the A2G35S200-01SR3 be used outside the 3400–3600 MHz band?
No-the A2G35S200-01SR3 is characterized and performance-guaranteed only for applications operating strictly within the 3400–3600 MHz band. The datasheet explicitly states: "There is no guarantee of performance when this part is used in applications designed outside of these frequencies." Performance metrics such as gain, efficiency, and ACPR are not validated below 3400 MHz or above 3600 MHz for the A2G35S200-01SR3.
What ESD protection level does the A2G35S200-01SR3 provide?
The A2G35S200-01SR3 meets HBM Class 1B (±2 kV), MM Class A, and CDM Class IV per JESD22 standards. These ratings are confirmed in Table 3 of the official datasheet and enable safe automated handling, pick-and-place, and reflow soldering without special ESD mitigation beyond standard Class 1B protocols. This ESD robustness applies specifically to the A2G35S200-01SR3 in its NI-400S-2S package.
A2G35S200-01SR3 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- NXP Semiconductors
- Series:
- -
- Package/Case:
- NI-400S-2S
- Packaging:
- Tape & Reel (TR)
- Product Status:
- Obsolete
- Technology:
- GaN HEMT
- Configuration:
- -
- Frequency:
- 3.4GHz ~ 3.6GHz
- Gain:
- 16.1dB
- Voltage - Test:
- 48 V
- Current Rating (Amps):
- -
- Noise Figure:
- -
- Current - Test:
- 291 mA
- Power - Output:
- 180W
- Voltage - Rated:
- 125 V
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
- NI-400S-2S
A2G35S200-01SR3 FAQ
1.How can I place an order for A2G35S200-01SR3 through Aetrix?
Please submit a Request for Quotation (RFQ) for A2G35S200-01SR3 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for A2G35S200-01SR3 reliable?
The price and inventory of A2G35S200-01SR3 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for A2G35S200-01SR3 is usually 5 days.
3.What payment methods are accepted for A2G35S200-01SR3?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for A2G35S200-01SR3 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for A2G35S200-01SR3?
A2G35S200-01SR3 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your A2G35S200-01SR3 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for A2G35S200-01SR3?
For technical support, including A2G35S200-01SR3 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your A2G35S200-01SR3 requirements.
6.How does Aetrix verify that A2G35S200-01SR3 is sourced from the original manufacturer or authorized distributors?
All A2G35S200-01SR3 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that A2G35S200-01SR3 meets industry standards.
7.What is the process for return or replacement of A2G35S200-01SR3?
All A2G35S200-01SR3 units undergo pre-shipment inspection (PSI). If there is an issue with A2G35S200-01SR3, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The A2G35S200-01SR3 part is unused and in its original packaging.
Return procedure for A2G35S200-01SR3:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
A2G35S200-01SR3 Tags

-
3SK294(TE85L,F)
Toshiba Semiconductor and Storage
-
SAV-551+
Mini-Circuits

-
TAV2-501+
Mini-Circuits

-
CE3514M4-C2
CEL

-
AFT05MS004NT1
NXP USA Inc.
-
SAV-541+
Mini-Circuits

-
CE3512K2-C1
CEL

-
AFM907NT1
NXP Semiconductors

-
SKY65050-372LF
Skyworks Solutions Inc.

-
CE3520K3-C1
CEL

-
AFT09MS007NT1
NXP USA Inc.

-
AFT09MS015NT1
NXP USA Inc.
Tech Hub
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
Jumper cables guide covering safe connection order, red and black clamp placement, final ground connection, cable gauge, length, clamp quality, copper vs CCA cables, jump starter comparison and battery…

